summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* gallium: add support for programmable sample locationsRhys Perry2018-06-1416-0/+16
* v3d: Fix polygon offset for Z16 buffers.Eric Anholt2018-06-143-2/+14
* v3d: Don't set the first_ez_state to DISABLED if after only UNDECIDED draws.Eric Anholt2018-06-141-1/+2
* v3d: Use the right size for v3d 4.x TEXTURE_SHADER_STATE BO.Eric Anholt2018-06-141-2/+2
* v3d: Add static asserts for other packed packet sizes.Eric Anholt2018-06-142-0/+7
* v3d: Fix the size of the packed attribute state.Eric Anholt2018-06-141-1/+1
* v3d: Remove some unused context fields from vc4.Eric Anholt2018-06-141-11/+0
* v3d: Remove unused QUNIFORM_STENCIL left over from vc4.Eric Anholt2018-06-141-9/+0
* v3d: Use our #define for max attributes in shader caps.Eric Anholt2018-06-141-1/+1
* radeonsi/gfx9: fix si_get_buffer_from_descriptors for 48-bit pointersMarek Olšák2018-06-131-2/+2
* radeonsi/gfx9: update & clean up a DPBB heuristicMarek Olšák2018-06-131-9/+5
* radeonsi/gfx9: set POPS_DRAIN_PS_ON_OVERLAP due to a hw bugMarek Olšák2018-06-131-2/+4
* radeonsi/gfx9: remove UINT_MAX array terminators in bin size tablesMarek Olšák2018-06-131-19/+1
* radeonsi/gfx9: update bin sizesMarek Olšák2018-06-131-35/+38
* radeonsi/gfx9: update primitive binning code for EQAAMarek Olšák2018-06-131-4/+9
* radeonsi: assume that rasterizer state is non-NULL in draw_vboMarek Olšák2018-06-134-75/+61
* radeonsi: micro-optimize prim checking and fix guardband with lines+adjacencyMarek Olšák2018-06-134-13/+23
* radeonsi: move the guardband registers into a separate state atomMarek Olšák2018-06-135-19/+35
* radeonsi/gfx9: implement the scissor bug workaround without performance dropMarek Olšák2018-06-132-29/+81
* radeonsi: don't set VGT_LS_HS_CONFIG if it doesn't changeMarek Olšák2018-06-133-6/+12
* radeonsi: move VGT_GS_OUT_PRIM_TYPE into si_shader_gsMarek Olšák2018-06-134-33/+26
* radeonsi: record CLIPVERTEX output usage properly for compatibility profilesMarek Olšák2018-06-131-1/+0
* radeonsi: fix FBFETCH with 2D MSAA arraysMarek Olšák2018-06-131-1/+2
* radeonsi: return real memory usage instead of per-process usageMarek Olšák2018-06-131-2/+2
* virgl: add ARB_tessellation_shader support. (v2)Dave Airlie2018-06-146-4/+107
* freedreno/ir3: use pipe_image_view's cppRob Clark2018-06-111-1/+6
* freedreno/ir3: fix image dimensions offsetRob Clark2018-06-111-1/+1
* freedreno/a5xx: correct image/ssbo offsetRob Clark2018-06-111-1/+1
* freedreno/ir3: use saml always if we have lodRob Clark2018-06-111-1/+1
* freedreno/ir3: don't cp absneg into meta:fiRob Clark2018-06-111-0/+4
* freedreno/ir3: rework size/type conversion instructionsRob Clark2018-06-111-10/+156
* freedreno/ir3: propagate HALF flag across fanoutRob Clark2018-06-111-1/+4
* freedreno/a5xx: add sample-id/sample-mask-inRob Clark2018-06-111-3/+12
* freedreno/ir3: add sample-id/sample-mask-inRob Clark2018-06-111-0/+21
* freedreno: update generated headersRob Clark2018-06-118-87/+213
* freedreno/ir3: image atomics use image-store pathRob Clark2018-06-111-0/+8
* virgl: enable ARB_gpu_shader_fp64Dave Airlie2018-06-111-1/+2
* radeonsi: emit_dpbb_state packets optimizationSonny Jiang2018-06-072-21/+26
* radeonsi: emit_clip_state packets optimizationSonny Jiang2018-06-072-3/+7
* radeonsi: emit_msaa_sample_locs packets optimizationSonny Jiang2018-06-072-2/+6
* radeonsi: emit_msaa_config packets optimizationSonny Jiang2018-06-072-28/+28
* radeonsi: emit_cb_render_state packets optimizationSonny Jiang2018-06-073-9/+48
* radeonsi: emit_db_render_state packets optimizationSonny Jiang2018-06-075-29/+95
* radeonsi: fix possible truncation on renderer stringTimothy Arceri2018-06-081-1/+1
* v3d: Work around GFXH-1461/GFXH-1689 by using CLEAR_TILE_BUFFERS.Eric Anholt2018-06-061-10/+17
* r300g/swtcl: make pipe_context uploaders use malloc'd memory as beforeMarek Olšák2018-06-051-3/+6
* v3d: Be more explicit about include directory from our generated code.Eric Anholt2018-06-052-1/+4
* virgl: use bits in caps set v2[email protected]2018-06-052-0/+6
* virgl: add shader offset alignment to to v2 caps struct[email protected]2018-06-053-1/+4
* virgl: Always assume that ORIGIN_UPPER_LEFT and PIXEL_CENTER* are supportedGert Wollny2018-06-011-1/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 23:35:48 +0000