summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
...
* radeon/llvm: Match fexp2 for SI.Michel Dänzer2012-09-071-1/+3
* r600g: order atom emission v3Jerome Glisse2012-09-067-82/+116
* r600g: fix num of dwords needed for alphatest_state atomJerome Glisse2012-09-061-1/+1
* llvmpipe: Make driver name more informative.José Fonseca2012-09-061-1/+4
* radeonsi: Handle more L/I/A format cases.Michel Dänzer2012-09-061-0/+14
* radeonsi: Enable whole quad mode for pixel shaders.Michel Dänzer2012-09-061-2/+10
* radeon/llvm: Add intrinsic for enabling whole quad mode in SI pixel shaders.Michel Dänzer2012-09-064-0/+23
* radeon/llvm: SI shader vector instructions implicitly use the EXEC register.Michel Dänzer2012-09-061-0/+4
* radeon/llvm: Extend SI EXEC register support.Michel Dänzer2012-09-062-2/+7
* radeon/llvm: Remove R600InstrInfo.td from TD_FILESTom Stellard2012-09-061-1/+0
* radeonsi: Enable NPOT textures again.Michel Dänzer2012-09-061-1/+1
* radeonsi: Mipmaps require memory footprint to be padded to powers of two.Michel Dänzer2012-09-061-0/+1
* radeonsi: Sampler view state simplification.Michel Dänzer2012-09-061-11/+9
* radeonsi: Untiled textures are linear aligned, not linear general.Michel Dänzer2012-09-061-3/+3
* radeon/llvm: Cleanup makefileTom Stellard2012-09-062-13/+37
* Remove useless checks for NULL before freeingMatt Turner2012-09-0510-43/+23
* Remove useless checks for NULL before freeingMatt Turner2012-09-051-4/+2
* Don't cast the return value of malloc/reallocMatt Turner2012-09-054-6/+6
* radeon/llvm: Fix operand ordering for V_CNDMASK_B32Tom Stellard2012-09-051-3/+3
* radeon/llvm: Use correct float->int conversion opcode on SI.Tom Stellard2012-09-051-2/+4
* radeon/llvm: Fix lowering of SI_V_CNDLTTom Stellard2012-09-041-3/+3
* radeon/llvm: Fix encoding of V_CNDMASK_B32Tom Stellard2012-09-042-4/+4
* radeon/llvm: do not convert f32 operand of select_cc nodeVincent Lejeune2012-09-041-20/+20
* radeon/llvm: custom lowering for FP_TO_UINT when dst is i1 (bool)Vincent Lejeune2012-09-042-2/+26
* radeon/llvm: support setcc on f32Vincent Lejeune2012-09-041-9/+27
* radon/llvm: br_cc f32 now lowered without castVincent Lejeune2012-09-041-9/+24
* radeon/llvm: swap wrong OPCODE_IS_*_ZERO_* opcode and useVincent Lejeune2012-09-042-4/+4
* radeonsi: stop big offsets from hanging the GPU v2Christian König2012-09-041-2/+9
* radeonsi: adjust PIPE_SHADER_CAP_MAX_CONSTSChristian König2012-09-042-5/+2
* radeon/llvm: fix SelectADDR8BitOffsetChristian König2012-09-041-1/+1
* r600g: adjust QUANT_MODE for higher precisionVadim Girlin2012-09-044-2/+24
* radeonsi: disable array-textures for nowChristian König2012-09-031-1/+1
* radeonsi: disable Z16 for nowChristian König2012-09-031-2/+2
* radeonsi: disable NPOT textures for nowChristian König2012-09-031-1/+1
* radeonsi: handle indirect constants gracefullyChristian König2012-09-031-0/+7
* radeon/llvm: Rework how immediate operands are handled with SITom Stellard2012-08-3110-44/+150
* radeon/llvm: Fix typo in assertTom Stellard2012-08-311-1/+1
* radeon/llvm: Fix isEG tablegen predicateTom Stellard2012-08-311-3/+5
* radeon/llvm: Add support for RCP instruction on SITom Stellard2012-08-311-1/+3
* radeon/llvm: Support AMDGPUfmin DAG node on SITom Stellard2012-08-311-1/+3
* radeonsi: Handle TGSI_SEMANTIC_PSIZETom Stellard2012-08-311-0/+1
* r600g: enable transform feedback on CaymanMarek Olšák2012-08-311-3/+1
* r600g: implement MSAA for CaymanMarek Olšák2012-08-316-72/+184
* r600g: enable MSAA on r6xx by defaultMarek Olšák2012-08-301-3/+6
* r600g: disable MSAA depth decompression on r6xxMarek Olšák2012-08-301-1/+10
* r600g: implement color resolve for r600Marek Olšák2012-08-307-26/+199
* r600g: fix CB_SHADER_MASK and CB_TARGET_MASK for r6xxMarek Olšák2012-08-301-11/+24
* r600g: implement draw_rectangle callbackMarek Olšák2012-08-303-2/+72
* r600g: implement MSAA for r700Marek Olšák2012-08-307-41/+262
* r600g: change programming of CB_SHADER_MASK on r600-r700Marek Olšák2012-08-301-1/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 12:58:41 +0000