summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* virgl: skip empty cmdbufsChia-I Wu2019-04-232-0/+9
* freedreno: a2xx: same gmem2mem sequence for all tilesJonathan Marek2019-04-231-12/+25
* freedreno: a2xx: enable batch reorderingJonathan Marek2019-04-231-3/+2
* freedreno: a2xx: use nir_lower_io for TGSI shadersJonathan Marek2019-04-232-50/+11
* freedreno: a2xx: disable PIPE_CAP_PACKED_UNIFORMSJonathan Marek2019-04-231-1/+3
* freedreno: a2xx: fix builtin blit program compilationJonathan Marek2019-04-231-0/+1
* svga: add new ATC formats to the format conversion tableJonathan Marek2019-04-231-0/+3
* freedreno: a2xx: add GL_AMD_compressed_ATC_texture supportJonathan Marek2019-04-231-0/+6
* freedreno: a3xx: add GL_AMD_compressed_ATC_texture supportJonathan Marek2019-04-231-0/+4
* llvmpipe, softpipe: no support for ATC texturesJonathan Marek2019-04-233-5/+8
* radeonsi: delay adding BOs at the beginning of IBs until the first drawMarek Olšák2019-04-236-9/+46
* radeonsi: add helper si_get_minimum_num_gfx_cs_dwordsMarek Olšák2019-04-232-7/+12
* radeonsi: add si_cp_copy_dataMarek Olšák2019-04-235-41/+44
* winsys/amdgpu: make IBs writable and expose their addressMarek Olšák2019-04-231-0/+1
* ac: add radeon_info::marketing_name, replacing the winsys callbackMarek Olšák2019-04-233-26/+4
* tgsi/scan: add uses_drawidMarek Olšák2019-04-231-0/+3
* iris: Track valid data range and infer unsynchronized mappings.Kenneth Graunke2019-04-235-0/+78
* iris: Make a resource_is_busy() helperKenneth Graunke2019-04-231-4/+13
* iris: Replace buffer backing storage and rebind to update addresses.Kenneth Graunke2019-04-234-5/+171
* iris: Make memzone_for_address non-staticKenneth Graunke2019-04-232-5/+7
* iris: Make a gl_shader_stage -> pipe_shader_stage helper functionKenneth Graunke2019-04-231-0/+14
* iris: Rework image views to store pipe_image_view.Kenneth Graunke2019-04-234-35/+52
* iris: Rework UBOs and SSBOs to use pipe_shader_bufferKenneth Graunke2019-04-232-104/+71
* iris: Track bound constant buffersKenneth Graunke2019-04-232-0/+6
* iris: Mark constants dirty on transfer unmap even if no flushes occurKenneth Graunke2019-04-231-2/+8
* radeonsi: use CP DMA for the null const buffer clear on CIKMarek Olšák2019-04-225-10/+16
* iris: Track bound and writable SSBOsKenneth Graunke2019-04-222-1/+16
* virgl: clear vertex_array_dirtyChia-I Wu2019-04-221-0/+2
* iris: Enable the dual_color_blend_by_location driconf option.Kenneth Graunke2019-04-224-0/+24
* iris: Add mechanism for iris-specific driconf optionsKenneth Graunke2019-04-226-3/+42
* lima: add Android buildIcenowy Zheng2019-04-211-0/+88
* panfrost/mdg: Use shared fsign loweringAlyssa Rosenzweig2019-04-194-11/+4
* panfrost: Fixup vertex offsets to prevent shadow copyAlyssa Rosenzweig2019-04-192-43/+67
* panfrost: Track BO lifetime with jobs and reference countsAlyssa Rosenzweig2019-04-199-37/+207
* lima: enable nir fsign lowering in ppirErico Nunes2019-04-191-0/+1
* lima/ppir: support ppir_op_ceilErico Nunes2019-04-193-0/+14
* iris: Be less aggressive at postdraw work skippingKenneth Graunke2019-04-181-28/+36
* virgl: wait after a flushGurchetan Singh2019-04-183-6/+12
* radeonsi/gfx9: use the correct condition for the DPBB + QUANT_MODE workaroundMarek Olšák2019-04-181-4/+4
* freedreno: Fix format string warningKristian H. Kristensen2019-04-181-1/+1
* freedreno/a6xx: Add helper for incrementing regidKristian H. Kristensen2019-04-181-1/+10
* freedreno: Use enum values from matching enumKristian H. Kristensen2019-04-182-3/+3
* freedreno/a2xx: Fix redundant if statementKristian H. Kristensen2019-04-181-16/+14
* iris: implement WaEnableStateCacheRedirectToCSLionel Landwerlin2019-04-181-0/+7
* virgl: document potentially failing blitErik Faye-Lund2019-04-171-0/+6
* virgl: do color-conversion during when mapping transferErik Faye-Lund2019-04-171-10/+70
* virgl: only blit if resource is readErik Faye-Lund2019-04-171-2/+5
* virgl: get readback-formats from hostErik Faye-Lund2019-04-173-0/+44
* virgl: make sure bind is set for non-buffersErik Faye-Lund2019-04-171-0/+3
* virgl: support write-back with staged transfersErik Faye-Lund2019-04-172-22/+49