summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* gallium: Add a cap to check if the driver supports ARB_post_depth_coverageLyude2017-06-0215-0/+15
* nvc0: disable BGRA8 images on FermiLyude2017-06-021-5/+14
* etnaviv: always do cpu_fini in transfer_unmapLucas Stach2017-06-011-3/+6
* nvc0: Clean up unnecessary includes from gallium/auxiliary/vl/Rhys Kidd2017-06-011-3/+0
* r600/eg: add support for tracing IBs after a hang.Dave Airlie2017-06-0111-7/+785
* radeonsi: remove unused si_pm4_state::compute_pktSamuel Pitoiset2017-05-312-4/+1
* radeonsi: remove chip_class define from si_pm4.hSamuel Pitoiset2017-05-311-1/+0
* radeonsi: merge si_pm4_free_state_simple() into si_pm4_free_state()Samuel Pitoiset2017-05-312-8/+2
* freedreno/a5xx: drop WFIs in emit_marker5()Rob Clark2017-05-301-5/+0
* freedreno/a5xx: timestamp / time-elapsed queriesRob Clark2017-05-302-1/+97
* freedreno/a5xx: rename query result structRob Clark2017-05-301-23/+22
* freedreno: update generated headersRob Clark2017-05-306-18/+624
* swr/rast: code cleanup (no functional change)Tim Rowley2017-05-301-2/+6
* swr/rast: whitespace changesTim Rowley2017-05-303-8/+3
* swr/rast: code cleanup (no functional change)Tim Rowley2017-05-301-3/+4
* swr/rast: allow early-z if shader uses depth valueTim Rowley2017-05-301-1/+1
* swr/rast: move wireframe/point triangle binning after cullingTim Rowley2017-05-301-80/+76
* swr/rast: remove unused functionsTim Rowley2017-05-301-28/+0
* swr/rast: code cleanup (no functional change)Tim Rowley2017-05-301-60/+64
* swr/rast: move binner utility functions to binner.hTim Rowley2017-05-303-193/+225
* swr/rast: SIMD16 FE - fix/use SIMD16 calcDeterminantIntVertical()Tim Rowley2017-05-303-43/+65
* swr/rast: add renderTargetArrayIndex to SWR_PS_CONTEXTTim Rowley2017-05-302-5/+6
* swr/rast: make simd16 logicops avx512f safeTim Rowley2017-05-301-4/+10
* swr/rast: SIMD16 FE - add SIMD16 types to jitterTim Rowley2017-05-303-10/+11
* swr/rast: SIMD16 FE - fix PA_STATE_OP::Reset()Tim Rowley2017-05-301-0/+3
* swr/rast: SIMD16 FE - simplify/refactor StreamOutTim Rowley2017-05-301-42/+0
* swr/rast: SIMD16 FE - fix conservative rasterizationTim Rowley2017-05-301-0/+32
* swr/rast: SIMD16 FE - interleaved simdvertex output in GSTim Rowley2017-05-302-20/+31
* swr/rast: fix _simd16_movemask_(ps,pd) native AVX512 intrinsicsTim Rowley2017-05-301-4/+4
* swr/rast: SIMD16 FE - primitive assembly simplificationTim Rowley2017-05-302-50/+32
* swr/rast: silence write of cfg graphTim Rowley2017-05-301-3/+3
* swr/rast: add CreateDirectoryPath to recursively create directoriesTim Rowley2017-05-303-8/+53
* swr/rast: add support for DX1_RGB{_SRGB} formatsTim Rowley2017-05-303-37/+93
* swr/rast: clean up whitespaceTim Rowley2017-05-301-1/+0
* swr/rast: adjust BinPostSetupPoints* function signatureTim Rowley2017-05-301-3/+3
* swr/rast: remove extra pixel center adjustment in BinPostSetupPointsTim Rowley2017-05-301-5/+0
* nvc0: support for GP10BAlexandre Courbot2017-05-301-0/+1
* etnaviv: Don't try to use the index buffer if size is zeroTomeu Vizoso2017-05-301-11/+13
* radeonsi: use ac_build_buffer_load for shader buffer loadsMarek Olšák2017-05-291-22/+21
* radeonsi: move building llvm.SI.load.const into ac_build_buffer_loadMarek Olšák2017-05-291-13/+10
* radeonsi: rename readonly_memory -> can_speculateMarek Olšák2017-05-292-14/+14
* radeonsi: fix a crash in si_destroy_context if we fail earlyMarek Olšák2017-05-291-1/+2
* freedreno: fix fence creation fail if no renderingRob Clark2017-05-281-13/+1
* radeonsi: drop useless memcmp() check in si_set_blend_color()Samuel Pitoiset2017-05-271-3/+0
* llvmpipe: add LP_NEW_GS flag for updating vertex infoRoland Scheidegger2017-05-271-0/+1
* svga: document some incorrect VGPU10 shader translation issuesBrian Paul2017-05-261-0/+9
* nouveau: drop Android 4.4 and earlier supportRob Herring2017-05-252-33/+3
* radeonsi: enable vcn decodeLeo Liu2017-05-251-1/+4
* radeon: rename has_uvd info to has_hw_decodeLeo Liu2017-05-253-4/+4
* radeon/vcn: add decode message for mpeg4 codecLeo Liu2017-05-251-0/+51