summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
...
* swr/rast: don't use 32-bit gathers for elements < 32-bits in sizeTim Rowley2018-01-101-1/+60
* swr/rast: autogenerate named structs instead of literal structsTim Rowley2018-01-101-8/+15
* swr/rast: SIMD16 fetch shader jitter cleanupTim Rowley2018-01-101-720/+368
* swr/rast: shuffle header files for msvc pre-compiled header usageTim Rowley2018-01-1010-88/+143
* swr/rast: SIMD16 builder - cleanup naming (simd2 -> simd16)Tim Rowley2018-01-105-233/+239
* r600: don't emit tes samplers/views when tes isn't activeRoland Scheidegger2018-01-102-0/+19
* r600: increase number of UBOs to 15Roland Scheidegger2018-01-103-22/+37
* r600: use GET_BUFFER_RESINFO vtx fetch on eg instead of setting up constsRoland Scheidegger2018-01-104-58/+50
* r600: increase number of ubos by one to 14Roland Scheidegger2018-01-104-4/+9
* r600: set up constants needed for txq for buffers and cube maps with tesRoland Scheidegger2018-01-101-0/+16
* r600: don't emit reloc for ring buffer out into the blueRoland Scheidegger2018-01-102-8/+6
* r600: hack up num_render_backends on Juniper to 8Roland Scheidegger2018-01-101-2/+19
* r600: fix enabled_rb_mask on eg/cmRoland Scheidegger2018-01-101-2/+9
* r600: fix sampler indexing with texture buffers samplingRoland Scheidegger2018-01-102-2/+4
* r600: don't use vtx offset for load_sample_positionRoland Scheidegger2018-01-101-1/+1
* r600: drop l2 related queriesDave Airlie2018-01-103-18/+0
* r600/shader: only read back the necessary tess factor components.Dave Airlie2018-01-101-4/+4
* meson: set opencl flags for r600Dylan Baker2018-01-081-2/+5
* meson: Build SWR driverDylan Baker2018-01-082-0/+447
* ac: add load_tess_level() to the abiTimothy Arceri2018-01-091-0/+22
* radeonsi: add load_tess_level() helperTimothy Arceri2018-01-091-14/+19
* nvc0: enable bindless on keplerIlia Mirkin2018-01-071-3/+3
* nvc0: add bindless image support for keplerIlia Mirkin2018-01-0711-75/+272
* nvc0: add support for bindless textures on kepler+Ilia Mirkin2018-01-0710-5/+183
* nv50/ir: use the image info in the instruction rather than declIlia Mirkin2018-01-071-52/+24
* nvc0/ir: safen up lowering logic against overwriting reused valuesIlia Mirkin2018-01-071-2/+4
* nvc0: update tic in-place when buffer address changesIlia Mirkin2018-01-072-14/+21
* nvc0: ensure that pushbuf keeps ref to old text/tls bosIlia Mirkin2018-01-071-0/+13
* st/glsl_to_nir/radeonsi: enable tessellation shadersTimothy Arceri2018-01-051-0/+2
* radeonsi: add dummy implementation of si_nir_scan_tess_ctrl()Timothy Arceri2018-01-053-0/+23
* ac/radeonsi: add load_tess_coord() to the abiTimothy Arceri2018-01-051-17/+25
* radeonsi: make si_llvm_emit_tcs_epilogue compatible with emit_outputs abiTimothy Arceri2018-01-051-3/+7
* radeonsi/nir: gather tess propertiesTimothy Arceri2018-01-051-0/+29
* ac/radeonsi: add tcs_rel_ids to the abiTimothy Arceri2018-01-052-10/+10
* radeonsi: add unpack_llvm_param() helperTimothy Arceri2018-01-051-6/+12
* ac: add {tcs,tes}_patch_id to the abiTimothy Arceri2018-01-052-11/+8
* radeonsi: add nir support for tcs outputsTimothy Arceri2018-01-051-0/+118
* radeonsi: add si_nir_load_input_tcs()Timothy Arceri2018-01-051-0/+45
* radeonsi: add get_dw_address_from_generic_indices() helperTimothy Arceri2018-01-051-30/+46
* ac: add load_tes_inputs() to the abiTimothy Arceri2018-01-051-0/+1
* radeonsi: add si_nir_load_input_tes()Timothy Arceri2018-01-052-0/+59
* swr/rast: fix invalid sign masks in avx512 simdlib codeTim Rowley2018-01-043-3/+3
* radeonsi: fix alpha-to-coverage if color writes are disabledJózef Kucia2018-01-041-0/+3
* ac: rename has_sync_file to has_fence_to_handle.Bas Nieuwenhuizen2018-01-042-3/+3
* braodcom/vc5: Fix internal type/bpp for RGB10_A2UI images.Eric Anholt2018-01-031-0/+1
* broadcom/vc5: Try to fix up compressed texture load/store.Eric Anholt2018-01-031-2/+15
* broadcom/vc5: Fix image_h value for CPU-side tiling on miplevels > 1.Eric Anholt2018-01-031-1/+2
* broadcom/vc5: Disable early Z when the stencil func isn't ALWAYS.Eric Anholt2018-01-031-1/+3
* broadcom/vc5: Introduce enums for internal depth/type, with V3D prefixes.Eric Anholt2018-01-035-57/+57
* broadcom/vc5: Turn the output image format into an enum.Eric Anholt2018-01-031-45/+45
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 01:52:54 +0000