summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: move enabled_mask out of si_descriptorsNicolai Hähnle2016-06-074-30/+34
* gallium/radeon: add support for sharing textures with DCC between processesMarek Olšák2016-06-073-4/+51
* gallium/radeon: don't discard DCC if an external user can write to itMarek Olšák2016-06-073-12/+31
* i915: fix typo CAP.Dave Airlie2016-06-071-1/+1
* nvc0: add support for VOTE tgsi opcodesIlia Mirkin2016-06-065-24/+77
* gallium: add PIPE_CAP_TGSI_VOTE for when the VOTE ops are allowedIlia Mirkin2016-06-0615-0/+15
* nv50/ir: use round toward 0 when converting doubles to integersSamuel Pitoiset2016-06-061-1/+3
* gallium/radeon: don't re-set BO metadata after CMASK deallocationMarek Olšák2016-06-061-1/+0
* radeonsi: add a performance tweak for 4 SE partsMarek Olšák2016-06-061-0/+11
* radeonsi: simplify PRIMGROUP_SIZE computation for tessellationMarek Olšák2016-06-061-9/+1
* r600g: use hw MSAA resolve for non-trivial resolvesMarek Olšák2016-06-061-9/+53
* radeonsi: use hw MSAA resolve for non-trivial resolvesMarek Olšák2016-06-061-10/+54
* radeonsi: set descriptor dirty mask on shader buffer unbindNicolai Hähnle2016-06-061-0/+1
* svga: print shader linkage info when tgsi debug bit is onCharmaine Lee2016-06-061-2/+5
* nv50,nvc0: fix BGR10_A2UI vertex formatIlia Mirkin2016-06-051-1/+1
* nvc0: do not clear surfaces bins in the validate functionSamuel Pitoiset2016-06-052-5/+2
* nvc0: re-validate images after launching a grid on FermiSamuel Pitoiset2016-06-051-0/+3
* radeonsi: fix images with level > 0Marek Olšák2016-06-051-1/+1
* nvc0: reduce overhead from always marking images dirtyIlia Mirkin2016-06-041-9/+36
* nvc0: reduce overhead from always marking buffers dirtyIlia Mirkin2016-06-041-6/+20
* nvc0: fix memory barrier flag handlingIlia Mirkin2016-06-041-9/+16
* nvc0: mark bound buffer range validIlia Mirkin2016-06-043-0/+9
* gallium/radeon: don't use the DMA ring for pipelined buffer uploadsMarek Olšák2016-06-041-5/+4
* r600g: don't flush caches when binding shader resourcesMarek Olšák2016-06-044-31/+26
* r600g: only do necessary cache flushes in cp_dma_copy_bufferMarek Olšák2016-06-041-14/+1
* r600g: only do necessary cache flushes in cp_dma_clear_bufferMarek Olšák2016-06-042-14/+18
* r600g: remove a CP DMA workaround that's not needed anymoreMarek Olšák2016-06-041-6/+0
* r600g: fix CP DMA hazard with index buffer fetches (v3)Marek Olšák2016-06-047-7/+93
* r600g: properly sync CP with CP DMA on R6xxMarek Olšák2016-06-041-1/+8
* r600g: write WAIT_UNTIL in the correct placeMarek Olšák2016-06-041-8/+11
* gallium/radeon: rename allocator_so_filled_size -> allocator_zeroed_memoryMarek Olšák2016-06-043-6/+6
* gallium/u_suballoc: allow different alignment for each allocationMarek Olšák2016-06-046-6/+7
* freedreno/ir3: do idiv lowering after main opt loopRob Clark2016-06-031-16/+27
* radeonsi: mark buffer texture range valid for shader imagesNicolai Hähnle2016-06-031-0/+23
* nvc0: mark buffer texture range valid for shader imagesSamuel Pitoiset2016-06-033-0/+31
* svga: allow copy box in svga_transfer_dma_band()Charmaine Lee2016-06-021-13/+20
* freedreno: fix bad bitshift warningsRob Clark2016-06-021-0/+2
* freedreno: assume builtin shaders do compileRob Clark2016-06-021-1/+2
* freedreno/a4xx: silence coverity warningRob Clark2016-06-021-0/+6
* freedreno/a3xx+a4xx: fix potential null ptr derefRob Clark2016-06-022-2/+4
* freedreno/ir3: fix coverity warningRob Clark2016-06-021-1/+3
* freedreno/ir3: use nir_shader_get_entrypoint() helperRob Clark2016-06-021-10/+1
* freedreno/a4xx: fix incorrect enum typeRob Clark2016-06-021-1/+1
* freedreno: fix coverity negative array index warningRob Clark2016-06-021-0/+2
* freedreno: fix dereference before null checkRob Clark2016-06-021-2/+1
* freedreno/a3xx: only update/emit bordercolor state when neededRob Clark2016-06-023-17/+27
* freedreno/a4xx: only update/emit bordercolor state when neededRob Clark2016-06-023-17/+26
* radeon/uvd: fix the H264 level for Tonga v2Christian König2016-06-021-1/+1
* radeon/winsys: introduce radeon_winsys_cs_chunkNicolai Hähnle2016-06-019-34/+52
* radeonsi/sid: add packet definitions for IB chainingNicolai Hähnle2016-06-012-0/+15
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-18 13:06:32 +0000