summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* swr/rast: Enable generalized fetch jitGeorge Kyriazis2018-04-185-1103/+139
* swr/rast: Add builder_gfx_mem.{h|cpp}George Kyriazis2018-04-185-4/+210
* swr/rast: Lower VGATHERPS and VGATHERPS_16 to x86.George Kyriazis2018-04-181-67/+2
* swr/rast: Cleanup of JitManager convenience typesGeorge Kyriazis2018-04-184-44/+5
* swr/rast: Lower PERMD and PERMPS to x86.George Kyriazis2018-04-184-86/+14
* swr/rast: Start refactoring of builder/packetizer.George Kyriazis2018-04-1816-46/+565
* swr/rast: Simplify #define usage in gen source fileGeorge Kyriazis2018-04-181-4/+3
* swr/rast: Move CallPrint() to a separate fileGeorge Kyriazis2018-04-184-21/+56
* swr/rast: Fix name mangling for LLVM pow intrinsicGeorge Kyriazis2018-04-181-1/+1
* swr/rast: Add some archrast countersGeorge Kyriazis2018-04-187-4/+53
* swr/rast: Code cleanupGeorge Kyriazis2018-04-181-8/+1
* swr/rast: Add "Num Instructions Executed" stats intrinsic.George Kyriazis2018-04-181-7/+21
* swr/rast: Add MEM_ADD helper function to Builder.George Kyriazis2018-04-182-0/+9
* swr/rast: Permute work for simd16George Kyriazis2018-04-187-10/+67
* swr/rast: WIP builder rewrite (2)George Kyriazis2018-04-181-4/+13
* swr/rast: Add autogen of helper llvm intrinsics.George Kyriazis2018-04-1813-126/+130
* swr/rast: WIP builder rewrite.George Kyriazis2018-04-182-14/+0
* swr/rast: LLVM 6 fixGeorge Kyriazis2018-04-181-1/+1
* swr/rast: Changes to allow jitter to compile with LLVM5George Kyriazis2018-04-181-1/+17
* swr/rast: Add some archrast statsGeorge Kyriazis2018-04-189-11/+105
* swr/rast: Silence some unused variable warningsGeorge Kyriazis2018-04-181-1/+11
* swr/rast: Add debug type info for i128George Kyriazis2018-04-181-0/+1
* swr/rast: Use blend context struct to pass paramsGeorge Kyriazis2018-04-183-49/+62
* swr/rast: Introduce JIT_MEM_CLIENTGeorge Kyriazis2018-04-183-40/+71
* swr/rast: Add some instructions to jitterGeorge Kyriazis2018-04-183-0/+15
* meson: Add library versions to swr driversJan Alexander Steffens (heftig)2018-04-171-0/+4
* radeonsi: don't emit partial flushes for internal CS flushes onlyMarek Olšák2018-04-167-11/+14
* radeonsi: implement mechanism for IBs without partial flushes at the end (v6)Marek Olšák2018-04-163-16/+47
* radeonsi: restore si_emit_cache_flush call at the end of IBsMarek Olšák2018-04-131-0/+2
* gallium: move ddebug, noop, rbug, trace to auxiliary to improve build timesMarek Olšák2018-04-1349-13220/+2
* radeonsi: make sure CP DMA is idle at the end of IBsMarek Olšák2018-04-133-2/+16
* radeonsi: always prefetch later shaders after the draw packetMarek Olšák2018-04-133-26/+75
* radeonsi: emit shader pointers before cache flushes & waitsMarek Olšák2018-04-131-13/+7
* radeonsi/gfx9: don't use the workaround for gather4 + stencilMarek Olšák2018-04-131-2/+11
* radeonsi: disable TC-compat HTILE on Tonga and IcelandMarek Olšák2018-04-131-0/+7
* radeonsi: force 2D tiling on VI only when TC-compat HTILE is really enabledMarek Olšák2018-04-131-9/+7
* radeonsi: don't flush HTILE if there is no HTILE clearMarek Olšák2018-04-131-2/+2
* radeonsi: merge 2 identical if statements in si_clearMarek Olšák2018-04-131-9/+2
* radeonsi: don't do GFX-specific texture decompression for computeMarek Olšák2018-04-131-10/+10
* radeonsi: simplify generating the renderer stringMarek Olšák2018-04-131-11/+8
* broadcom/vc5: Fix a stray '`' in a comment.Eric Anholt2018-04-121-1/+1
* broadcom/vc5: Update the UABI for in/out syncobjsEric Anholt2018-04-129-90/+55
* broadcom/vc5: Drop the finished_seqno optimization.Eric Anholt2018-04-122-11/+0
* broadcom/vc5: Drop the throttling code.Eric Anholt2018-04-121-9/+0
* broadcom/vc5: Move flush_last_load into load_general, like for stores.Eric Anholt2018-04-121-28/+29
* broadcom/vc5: Rename read_but_not_cleared to loads_pending.Eric Anholt2018-04-121-13/+13
* broadcom/vc5: Refactor the implicit coords/stores_pending logic.Eric Anholt2018-04-121-23/+13
* broadcom/vc5: Emit missing TILE_COORDINATES_IMPLICIT in separate z/s stores.Eric Anholt2018-04-121-5/+16
* broadcom/vc5: Add checks that we don't try to do raw Z+S load/stores.Eric Anholt2018-04-121-0/+8
* broadcom/vc5: Fix MSAA depth/stencil size setup.Eric Anholt2018-04-121-2/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-19 18:57:29 +0000