summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
...
* vc4: Fix leak of vc4_bos stashed in the context.Eric Anholt2014-12-141-0/+5
* vc4: Fix leak of the compiled shader programs in the cache.Eric Anholt2014-12-143-0/+24
* vc4: Fix leak of a copy of the scheduled QPU instructions.Eric Anholt2014-12-141-2/+3
* vc4: Switch to using the util/ hash table.Eric Anholt2014-12-142-54/+33
* vc4: Fix leak of simulator memory on screen cleanup.Eric Anholt2014-12-142-3/+6
* vc4: Fix a leak of the simulator's exec BO's actual vc4_bo.Eric Anholt2014-12-141-0/+1
* util/hash_table: Rework the API to know about hashingJason Ekstrand2014-12-141-3/+4
* freedreno/a4xx: mipmapsRob Clark2014-12-134-24/+80
* freedreno: update generated headersRob Clark2014-12-135-12/+20
* freedreno: add is_a3xx()/is_a4xx() helpersRob Clark2014-12-133-7/+27
* freedreno: helper to calc layer/level offsetRob Clark2014-12-135-21/+31
* gallium: Remove Android files from distribution.Matt Turner2014-12-1210-13/+7
* vc4: Fix referencing of sync objects.Eric Anholt2014-12-121-0/+1
* vc4: Consider FS backface color loads as color inputs as well.Eric Anholt2014-12-111-1/+4
* vc4: Drop redundant index size setting.Eric Anholt2014-12-111-1/+0
* vc4: Don't throw out the index offset in the shadow index buffer path.Eric Anholt2014-12-111-2/+1
* vc4: Fix triangle-guardband-viewport piglit test.Eric Anholt2014-12-111-5/+14
* vc4: Fix a memory leak in setting up QPU instructions for scheduling.Eric Anholt2014-12-111-1/+2
* radeonsi: take into account NULL colorbuffers when computing CB_TARGET_MASKMarek Olšák2014-12-101-4/+12
* radeonsi: only emit line stippling and provoking vertex state when it changesMarek Olšák2014-12-105-0/+9
* radeonsi: fix SPI state dependency on sprite_coord_enableMarek Olšák2014-12-102-2/+4
* radeonsi: fix line stippling and provoking vertex state for GS primitivesMarek Olšák2014-12-101-1/+3
* radeonsi: emit DRAW_PREAMBLE only if it changesMarek Olšák2014-12-103-8/+17
* radeonsi: remove setting of VGT_DISPATCH_DRAW_INDEXMarek Olšák2014-12-101-3/+0
* radeonsi: emit GS_OUT_PRIM_TYPE only if it changesMarek Olšák2014-12-103-1/+6
* radeonsi: emit primitive restart only if it changesMarek Olšák2014-12-103-5/+22
* radeonsi: emit base vertex and start instance only if they changeMarek Olšák2014-12-103-3/+38
* radeonsi: emit clip registers only if VS, GS, or rasterizer is changedMarek Olšák2014-12-105-32/+39
* radeonsi: get info about VS outputs from tgsi_shader_infoMarek Olšák2014-12-103-35/+34
* radeonsi: move all shader-related functions to a new file si_state_shaders.cMarek Olšák2014-12-106-785/+810
* radeonsi: generate derived and draw-related registers directly in the CSMarek Olšák2014-12-103-75/+76
* radeonsi: si_conv_pipe_prim shouldn't failMarek Olšák2014-12-101-11/+3
* radeonsi: remove useless variable si_context::pm4_dirty_cdwordsMarek Olšák2014-12-103-11/+1
* radeonsi: remove unused draw packet functionsMarek Olšák2014-12-102-87/+0
* radeonsi: emit draw packets directly into the CSMarek Olšák2014-12-103-68/+95
* radeonsi: add emit util functions for SH registersMarek Olšák2014-12-102-1/+18
* r600g: only init GS_VERT_ITEMSIZE on r600Dave Airlie2014-12-101-5/+2
* vc4: Do QPU scheduling across uniform loads.Eric Anholt2014-12-091-28/+60
* vc4: Populate the delay field better, and schedule high delay first.Eric Anholt2014-12-091-1/+49
* vc4: Skip raddr dependencies for 32-bit immediate loads.Eric Anholt2014-12-091-2/+5
* vc4: Mark VPM read setup as impacting VPM reads, not writes.Eric Anholt2014-12-091-1/+7
* vc4: Refuse to merge instructions involving 32-bit immediate loads.Eric Anholt2014-12-091-0/+5
* freedreno/a4xx: frag-coord / face fixesRob Clark2014-12-091-6/+19
* freedreno/a4xx: fix rendering to layer != 0Rob Clark2014-12-091-1/+4
* freedreno/a4xx: temp hack for FLAT varyingsRob Clark2014-12-091-0/+19
* freedreno/ir3: lower TXP as neededRob Clark2014-12-093-3/+19
* freedreno/a4xx: XA gpu hang at startupRob Clark2014-12-092-1/+9
* freedreno/a4xx: texture fixesRob Clark2014-12-096-7/+54
* freedreno: cleanup slice alignment/setupRob Clark2014-12-091-36/+14
* freedreno: update generated headersRob Clark2014-12-096-18/+65
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 17:10:41 +0000