summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: lower ffma in nir to mad.Dave Airlie2017-10-111-0/+1
* broadcom/vc5: Fix handling of 5551 textures using the new gallium format.Eric Anholt2017-10-101-2/+2
* broadcom/vc5: Set the RCL's MSAA mode to match the BCL's MSAA state.Eric Anholt2017-10-101-0/+2
* braodcom/vc5: Set up clear color for higher-bpp formats.Eric Anholt2017-10-101-4/+25
* broadcom/vc5: Set up per-MRT clear colors.Eric Anholt2017-10-103-41/+22
* broadcom/vc5: Fix blendfactor zero handling.Eric Anholt2017-10-101-0/+1
* broadcom/vc5: Add support for f32 render targets.Eric Anholt2017-10-101-0/+4
* broadcom/vc5: Fix color masks for non-independent blending.Eric Anholt2017-10-101-8/+16
* broadcom/vc5: Make the BCL's number of render targets setup match the RCL.Eric Anholt2017-10-101-1/+2
* braodcom/vc5: Fix tile size setup for MRTs.Eric Anholt2017-10-101-2/+2
* broadcom/vc5: Start hooking up multiple render targets support.Eric Anholt2017-10-101-3/+9
* broadcom/vc5: Add support for GL_EXT_provoking_vertex.Eric Anholt2017-10-102-1/+4
* braodcom/vc5: Find the actual first TF output for our TF spec.Eric Anholt2017-10-101-1/+6
* broadcom/vc5: Fix translation of transform feedback's output_register field.Eric Anholt2017-10-101-2/+16
* broadcom/vc5: Mark our primitives as needing TF processing.Eric Anholt2017-10-101-4/+11
* broadcom/vc5: Fix setup of TF dword output count.Eric Anholt2017-10-101-1/+1
* broadcom/vc5: Fix up a comment from vc4 about the predraw texture setup.Eric Anholt2017-10-101-1/+3
* broadcom/vc5: Flush the job when mapping a transform feedback buffer.Eric Anholt2017-10-103-0/+32
* broadcom/vc5: Fix handling of interp qualifiers on builtin color inputs.Eric Anholt2017-10-102-3/+3
* broadcom/vc5: Fix CLIF dumping of lists that aren't capped by a HALT.Eric Anholt2017-10-101-2/+2
* broadcom/vc5: Fix depth and stencil clear values.Eric Anholt2017-10-103-14/+10
* broadcom/vc5: Add missing Z16 format.Eric Anholt2017-10-101-0/+1
* braodcom/vc5: Fix incorrect early Z writes in discard shaders.Eric Anholt2017-10-101-1/+6
* broadcom/vc5: Add proper support for base_vertex and base_instance.Eric Anholt2017-10-103-20/+24
* broadcom/vc5: Use supertiles and generic tile lists.Eric Anholt2017-10-103-73/+130
* broadcom: Add V3D 3.3 gallium driver called "vc5", for BCM7268.Eric Anholt2017-10-1031-2/+8955
* nir: Move vc4's alpha test lowering to core NIR.Eric Anholt2017-10-103-55/+11
* broadcom/vc4: Expose PIPE_CAP_TILE_RASTER_ORDEREric Anholt2017-10-107-20/+71
* gallium: Create a new PIPE_CAP_TILE_RASTER_ORDER for vc4.Eric Anholt2017-10-1015-0/+15
* broadcom/vc4: Implement GL_ARB_texture_barrier.Eric Anholt2017-10-102-1/+12
* vc4: Add support for 5551 textures.Eric Anholt2017-10-102-3/+3
* gallium: Add support for 5551 with the 1-bit field in the low bit.Eric Anholt2017-10-101-0/+2
* etnaviv: update HW headers and fix provoking vertexLucas Stach2017-10-106-47/+67
* etnaviv: remove flat shading workaroundLucas Stach2017-10-101-5/+1
* etnaviv: fix varying interpolationLucas Stach2017-10-101-12/+10
* etnaviv: fix bogus flush requests in transfer handlingLucas Stach2017-10-101-5/+10
* nv50/ir: fix 64-bit integer shiftsIlia Mirkin2017-10-091-1/+3
* etnaviv: call util_query_clear_result(..) in the generic layerChristian Gmeiner2017-10-092-2/+3
* etnaviv: push query active handling into generic layerChristian Gmeiner2017-10-092-6/+16
* r600: drop a bunch of post-cayman code. (v2)Dave Airlie2017-10-1012-1251/+199
* amd: move r600d_common.h into r600gMarek Olšák2017-10-094-2/+139
* radeonsi: shrink r600d_common.h and stop using itMarek Olšák2017-10-0914-76/+215
* radeonsi: import cayman_msaa.c from drivers/radeonMarek Olšák2017-10-0910-307/+292
* radeonsi: remove r600_emit_relocMarek Olšák2017-10-094-28/+18
* radeonsi: merge si_set_streamout_targets with si_common_set_streamout_targetsMarek Olšák2017-10-093-126/+109
* radeonsi: add si_so_target_referenceMarek Olšák2017-10-091-2/+8
* radeonsi: import r600_streamout from drivers/radeonMarek Olšák2017-10-0915-177/+181
* radeonsi: add performance thresholds for CP DMA, decrease it for clearsMarek Olšák2017-10-091-1/+7
* radeonsi: disable primitive binning on Vega10 (v2)Marek Olšák2017-10-093-4/+19
* radeonsi: enumerize DBG flagsMarek Olšák2017-10-0912-144/+155
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-04 07:53:46 +0000