summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* r600g,radeonsi: initialize HTILE to fully-expanded stateMarek Olšák2014-09-011-1/+3
* radeonsi: implement fast depth clearMarek Olšák2014-09-014-2/+21
* radeonsi: move DB_RENDER_CONTROL into draw_vboMarek Olšák2014-09-015-58/+46
* radeonsi: disable occlusion queries if they are not neededMarek Olšák2014-09-011-0/+8
* r600g,radeonsi: force fast stencil and HTILE stencil off, fixing a Hyper-Z hangMarek Olšák2014-09-012-9/+14
* r600g: set VGT_ENHANCE=4 on R7xxMarek Olšák2014-09-012-0/+2
* r600g: expose AMD_vertex_shader_layer and *_viewport_index on R600-R700Marek Olšák2014-09-011-1/+1
* r600g: fix layered clearMarek Olšák2014-09-011-1/+2
* r600g: some DB bug workarounds for R6xx DB flushingMarek Olšák2014-09-011-0/+7
* r600g: enable fast depth clear for array textures and cubemapsMarek Olšák2014-09-011-1/+2
* r600g: use HTILE allocator from SIMarek Olšák2014-09-013-47/+23
* r600g: set DB_DEPTH_SIZE.HEIGHT_TILE_MAX for EG/CM, inline other fieldsMarek Olšák2014-09-011-9/+12
* radeonsi: set DB_DEPTH_SIZE.HEIGHT_TILE_MAX, inline other fieldsMarek Olšák2014-09-011-9/+8
* r600g: Implement sm5 geometry shader instancingGlenn Kennard2014-09-013-2/+14
* ilo: set INTEL_RELOC_GGTT only on GEN6Chia-I Wu2014-08-311-7/+17
* ilo: fix bound check for 3DSTATE_URB_VSChia-I Wu2014-08-311-3/+3
* ilo: replace cmd by dw0 in GPEChia-I Wu2014-08-312-167/+236
* freedreno/ir3: fix potential null ptr derefRob Clark2014-08-301-1/+2
* freedreno/ir3: add TXBRob Clark2014-08-301-0/+5
* freedreno/ir3: detect scheduler failRob Clark2014-08-303-4/+21
* softpipe: handle vertex texture sampling when using llvm for drawRoland Scheidegger2014-08-309-36/+209
* llvmpipe: (trivial) enable cube map arraysRoland Scheidegger2014-08-301-1/+2
* softpipe: don't assert on illegal wrap mode for rect texturesRoland Scheidegger2014-08-301-2/+2
* r600/compute: Don't leak compute pool item_list/unallocated_listAaron Watry2014-08-291-0/+6
* r600g: Reinstate include path to common radeon source directoryMichel Dänzer2014-08-291-1/+2
* nouveau: allow more tokens by default to avoid parse failuresIlia Mirkin2014-08-281-2/+4
* gallium/radeon: cleanup header inclusionEmil Velikov2014-08-2831-36/+34
* gallium/ilo: cleanup intel_winsys.hEmil Velikov2014-08-283-3/+312
* gallium: add cap for MAX_VERTEX_ATTRIB_STRIDETimothy Arceri2014-08-2713-0/+32
* draw: fix base instance handling in llvm pathRoland Scheidegger2014-08-282-2/+2
* radeon/uvd: remove comment about RV770Alex Deucher2014-08-271-1/+0
* radeon/uvd: fix field handling on R6XX style UVDChristian König2014-08-261-2/+5
* ilo: use genhw command opcodesChia-I Wu2014-08-265-134/+184
* ilo: rename intel_bo_map_unsynchronized()Chia-I Wu2014-08-262-9/+8
* ilo: remove max_batch_sizeChia-I Wu2014-08-263-8/+1
* ilo: replace domains by reloc flagsChia-I Wu2014-08-269-93/+47
* radeonsi: handle PIPE_BIND_BLENDABLEMarek Olšák2014-08-251-1/+5
* r600g: only set PIPE_BIND_BLENDABLE if colorbuffer rendering is supportedMarek Olšák2014-08-252-20/+10
* r300g: handle PIPE_BIND_BLENDABLEMarek Olšák2014-08-251-1/+44
* vc4: Stop doing qpu_inst(add, NOP) or qpu_inst(NOP, mul).Eric Anholt2014-08-241-84/+47
* vc4: Set the other WADDR in the qpu instruction helpers.Eric Anholt2014-08-241-1/+5
* vc4: Merge qpu_a_NOP() and qpu_m_NOP to a single qpu_NOP() helper.Eric Anholt2014-08-243-57/+45
* vc4: Ignore WADDRs from the other half of the instruction when merging.Eric Anholt2014-08-241-1/+2
* vc4: Fix LT/GE set-0-or-1 compares.Eric Anholt2014-08-241-1/+1
* freedreno/a2xx: fix segfaultRob Clark2014-08-241-0/+1
* freedreno/a3xx: handle first/last level properlyRob Clark2014-08-243-9/+13
* freedreno: implement pipe_flush_resource()Rob Clark2014-08-241-1/+5
* freedreno: don't ignore src/dst levelRob Clark2014-08-241-39/+63
* vc4: Fix save/restore of the VS/FS in the blitter.Eric Anholt2014-08-231-2/+2
* vc4: Clear padding of ioctl arguments.Eric Anholt2014-08-231-0/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 23:59:50 +0000