summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* gallium: Add a cap to check if the driver supports fill_rectangleLyude2017-03-3115-0/+15
* gallium: remove support for predicates from TGSI (v2)Marek Olšák2017-04-0115-43/+1
* radeonsi/gfx9: allow CMASK fast clear with RB+Marek Olšák2017-03-311-5/+5
* radeonsi/gfx9: don't compare src_va w/ dst_va for CP_DMA_CLEARMarek Olšák2017-03-311-1/+2
* radeonsi/gfx9: fix 1D array fetches with derivs, bias, or Z compare valueMarek Olšák2017-03-311-1/+1
* radeonsi/gfx9: fix and enable single-sample CMASK fast clearMarek Olšák2017-03-311-4/+4
* radeonsi/gfx9: fix and enable MSAA compressionMarek Olšák2017-03-312-5/+3
* radeonsi/gfx9: disable CEMarek Olšák2017-03-311-1/+4
* radeonsi/gfx9: fix linear mipmap CPU accessMarek Olšák2017-03-312-7/+5
* radeonsi: add tests verifying that VM faults don't hangMarek Olšák2017-03-313-0/+43
* radeonsi: unify HS max_offchip_buffers workaroundsMarek Olšák2017-03-311-3/+3
* radeonsi: adjust checking for SC bug workaroundsMarek Olšák2017-03-313-4/+13
* radeonsi: decompress DCC in set_sampler_view instead of create_sampler_view (v2)Marek Olšák2017-03-313-6/+16
* radeonsi: decompress DCC in set_framebuffer_state instead of create_surface (v2)Marek Olšák2017-03-313-6/+49
* radeonsi: implement ARB_shader_group_voteNicolai Hähnle2017-03-312-1/+85
* radeonsi: enable ARB_shader_clockNicolai Hähnle2017-03-311-1/+1
* radeonsi: emit TGSI_OPCODE_CLOCKNicolai Hähnle2017-03-311-0/+21
* gallium: add PIPE_CAP_TGSI CLOCKNicolai Hähnle2017-03-3115-0/+15
* r300: Fix indenting in r300_get_param()Lyude2017-03-301-3/+3
* vc4: Fix indenting in vc4_screen_get_param()Lyude2017-03-301-3/+3
* ddebug: implement clear_textureMarek Olšák2017-03-302-0/+34
* radeonsi: fix an unused-variable warning in a release buildMarek Olšák2017-03-301-3/+1
* softpipe: fix a maybe-uninitialized warningMarek Olšák2017-03-301-1/+1
* gallium/radeon: s/dcc_disable/disable_dcc/Marek Olšák2017-03-304-9/+9
* radeonsi: handle incompatible DCC formats in resource_copy_regionMarek Olšák2017-03-301-0/+5
* radeonsi: remove a workaround for inexact *8_SNORM blitsMarek Olšák2017-03-301-3/+1
* gallium/radeon: add and use a new helper vi_dcc_enabledMarek Olšák2017-03-305-14/+16
* gallium/radeon: formalize that r600_query_hw_add_result doesn't need a contextMarek Olšák2017-03-303-8/+9
* radeonsi: don't make a copy of pipe_index_buffer in draw_vboMarek Olšák2017-03-301-32/+27
* radeon/uvd: set correct vega10 db pitch alignmentBoyuan Zhang2017-03-301-4/+12
* radeon/vce: add vce support for firmware 53.19.4Leo Liu2017-03-301-0/+6
* radeon/vce: adapt gfx9 surface to vceLeo Liu2017-03-302-15/+51
* winsys/surface: add height pitch for gfx9Leo Liu2017-03-301-0/+1
* radeon/uvd: clear message buffer when reuseLeo Liu2017-03-301-1/+2
* radeon/uvd: adapt gfx9 surface to uvdLeo Liu2017-03-306-56/+106
* radeon/uvd: add uvd soc15 registerLeo Liu2017-03-302-4/+27
* radeonsi/gfx9: disable features that don't workMarek Olšák2017-03-304-5/+15
* radeonsi/gfx9: only allow GL 3.1Marek Olšák2017-03-301-0/+5
* radeonsi/gfx9: add linear address computations for texture transfersMarek Olšák2017-03-301-20/+53
* radeonsi/gfx9: don't generate LS and ES statesMarek Olšák2017-03-301-24/+46
* radeonsi/gfx9: SPI_SHADER_USER_DATA changesMarek Olšák2017-03-301-11/+34
* radeonsi/gfx9: handle pitch and offset overrides for texture_from_handleMarek Olšák2017-03-301-11/+18
* radeonsi/gfx9: set/validate GFX9 BO metadataMarek Olšák2017-03-302-1/+24
* radeonsi/gfx9: add radeon_surf.gfx9.surf_offsetMarek Olšák2017-03-304-1/+6
* radeonsi/gfx9: don't write mipmap level offsets to BO metadataMarek Olšák2017-03-301-3/+6
* radeonsi/gfx9: flush CB & DB caches with an EOP TS eventMarek Olšák2017-03-301-23/+84
* radeonsi/gfx9: use ACQUIRE_MEMMarek Olšák2017-03-301-6/+17
* radeonsi/gfx9: only use CE RAM for most-used descriptorsMarek Olšák2017-03-302-5/+23
* radeonsi/gfx9: emit FLUSH_DFSM where requiredMarek Olšák2017-03-302-0/+18
* radeonsi/gfx9: emit BREAK_BATCH in emit_framebuffer_stateMarek Olšák2017-03-301-0/+5