summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* broadcom/vc5: Drop the finished_seqno optimization.Eric Anholt2018-04-122-11/+0
* broadcom/vc5: Drop the throttling code.Eric Anholt2018-04-121-9/+0
* broadcom/vc5: Move flush_last_load into load_general, like for stores.Eric Anholt2018-04-121-28/+29
* broadcom/vc5: Rename read_but_not_cleared to loads_pending.Eric Anholt2018-04-121-13/+13
* broadcom/vc5: Refactor the implicit coords/stores_pending logic.Eric Anholt2018-04-121-23/+13
* broadcom/vc5: Emit missing TILE_COORDINATES_IMPLICIT in separate z/s stores.Eric Anholt2018-04-121-5/+16
* broadcom/vc5: Add checks that we don't try to do raw Z+S load/stores.Eric Anholt2018-04-121-0/+8
* broadcom/vc5: Fix MSAA depth/stencil size setup.Eric Anholt2018-04-121-2/+4
* radeonsi: use PIPE_FORMAT_P016 format for VP9 profile2Leo Liu2018-04-121-1/+2
* radeon/vcn: add VP9 profile2 supportLeo Liu2018-04-121-0/+16
* radeonsi: cap VP9 support to progressive bufferLeo Liu2018-04-121-0/+2
* radeonsi: cap VP9 support to RavenLeo Liu2018-04-121-0/+4
* radeon/vcn: add VP9 context bufferLeo Liu2018-04-121-0/+26
* radeon/vcn: get VP9 msg bufferLeo Liu2018-04-122-1/+176
* radeon/vcn: fill probability table to prob buffersLeo Liu2018-04-121-0/+38
* radeon/vcn: add VP9 message buffer interfaceLeo Liu2018-04-121-0/+134
* radeon/vcn: add VP9 prob table bufferLeo Liu2018-04-122-18/+37
* radeon/vcn: add VP9 dpb buffer sizeLeo Liu2018-04-121-0/+6
* radeon/vcn: add VP9 stream type for decoderLeo Liu2018-04-122-0/+4
* radeonsi: correctly parse disassembly with labelsNicolai Hähnle2018-04-111-31/+32
* radeonsi: pass -O halt_waves to umr for hang debuggingNicolai Hähnle2018-04-111-2/+2
* radeonsi: add shader binary padding for UMRMarek Olšák2018-04-101-3/+15
* radeonsi: autotools: add si_build_pm4.h in dist tarballJuan A. Suarez Romero2018-04-101-0/+1
* radeonsi/nir: tidy up si_nir_load_sampler_desc()Timothy Arceri2018-04-101-5/+3
* radeonsi/nir: set uses_bindless_images for imagesTimothy Arceri2018-04-101-1/+16
* radeonsi/nir: don't add bindless samplers/images to declared bitmasksTimothy Arceri2018-04-101-6/+6
* radeonsi: convert dispatch packet to little endianBas Vermeulen2018-04-091-12/+12
* radeonsi: correct si_vgt_param_key on big endian machinesBas Vermeulen2018-04-091-0/+13
* radeonsi: don't set RB+ registers on GFX9 chips without RB+Marek Olšák2018-04-091-6/+1
* etnaviv: meson: add etnaviv_query_pm.[ch] to the sourcesEmil Velikov2018-04-091-0/+2
* etnaviv: expose perfmon query groupsChristian Gmeiner2018-04-081-2/+6
* etnaviv: add query_group_info for perfmon countersChristian Gmeiner2018-04-082-0/+50
* etnaviv: assign group_ids to perfmon queriesChristian Gmeiner2018-04-082-1/+56
* etnaviv: support MC performance countersChristian Gmeiner2018-04-082-0/+25
* etnaviv: support TX performance countersChristian Gmeiner2018-04-082-0/+73
* etnaviv: support RA performance countersChristian Gmeiner2018-04-082-0/+57
* etnaviv: support SE performance countersChristian Gmeiner2018-04-082-0/+17
* etnaviv: support PA performance countersChristian Gmeiner2018-04-082-0/+49
* etnaviv: support SH performance countersChristian Gmeiner2018-04-082-0/+73
* etnaviv: support PE performance countersChristian Gmeiner2018-04-082-0/+34
* etnaviv: support HI performance countersChristian Gmeiner2018-04-082-0/+41
* etnaviv: add perfmon query implementationChristian Gmeiner2018-04-087-2/+357
* etnaviv: sw queries: return correct number of groupsChristian Gmeiner2018-04-081-1/+1
* etnaviv: advertise YUV formats as external onlyLucas Stach2018-04-081-1/+1
* nvc0: finish implementation of PIPE_QUERY_SO_OVERFLOW_PREDICATERhys Perry2018-04-073-17/+30
* nvc0: change ACQUIRE_EQUAL to ACQUIRE_GEQUAL in nvc0_hw_query_fifo_waitRhys Perry2018-04-071-1/+1
* nvc0: ensure the query's fence has been emitted in nvc0_hw_query_fifo_waitRhys Perry2018-04-071-0/+4
* nvc0: restore image binding on RGB10A2, remove from BGR10A2Ilia Mirkin2018-04-071-2/+2
* freedreno/ir3: use lower_global_vars_to_local in cmdline compilerRob Clark2018-04-071-0/+1
* radeonsi: Reorder checks in si_check_render_feedbackJan Vesely2018-04-051-3/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 21:41:00 +0000