summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* vc4: Switch our vertex attr lowering to being NIR-based.Eric Anholt2015-10-202-143/+200
* vc4: Add limited support for ibfe/ubfe.Eric Anholt2015-10-201-0/+42
* radeonsi: enable BC_OPTIMIZE if centroid isn't usedMarek Olšák2015-10-201-1/+5
* radeonsi: fix the export_prim_id field size in the shader keyMarek Olšák2015-10-201-2/+2
* radeonsi: support thread-safe shaders shared by multiple contextsMarek Olšák2015-10-209-199/+224
* gallium: add PIPE_CAP_SHAREABLE_SHADERSMarek Olšák2015-10-2013-0/+13
* radeonsi: add support for ARB_texture_viewMarek Olšák2015-10-202-7/+22
* vc4: Use nir_foreach_variableBoyan Ding2015-10-203-7/+7
* svga: fix incorrect round-down arithmeticBrian Paul2015-10-191-1/+1
* ilo: set VME for 3DSTATE_PSChia-I Wu2015-10-181-1/+6
* ilo: ignore prefer_linear_threshold when zeroChia-I Wu2015-10-182-3/+3
* ilo: remove some unused kernel paramsChia-I Wu2015-10-182-22/+0
* ilo: remove unused ilo_shader_get_type()Chia-I Wu2015-10-182-12/+0
* ilo: remove u_debug.h inclusion from ilo_core.hChia-I Wu2015-10-182-1/+2
* ilo: remove u_memory.h inclusion from ilo_core.hChia-I Wu2015-10-183-1/+3
* nvc0: do not bind input params at compute state init on FermiSamuel Pitoiset2015-10-181-8/+0
* radeonsi: don't use the AMDGPU intrinsic for CMPMarek Olšák2015-10-171-9/+22
* radeonsi: use LRP from gallivmMarek Olšák2015-10-171-2/+0
* radeonsi: don't emit AMDGPU intrinsics for integer abs, min, maxMarek Olšák2015-10-171-10/+50
* radeonsi: don't emit AMDGPU intrinsics for EX2, ROUND, TRUNCMarek Olšák2015-10-171-3/+3
* radeonsi: initialize output, temp, and address registers to "undef"Marek Olšák2015-10-171-4/+15
* radeonsi: implement vertex color clampingMarek Olšák2015-10-175-4/+52
* radeonsi: implement fragment color clampingMarek Olšák2015-10-176-2/+18
* radeonsi: clean up other scratch buffer functionsMarek Olšák2015-10-171-15/+8
* radeonsi: clean up copy-pasted scratch buffer updatesMarek Olšák2015-10-171-26/+13
* radeonsi: unify shader create functionsMarek Olšák2015-10-171-40/+9
* radeonsi: unify shader delete functionsMarek Olšák2015-10-171-67/+17
* radeonsi: fix a GS copy shader leakMarek Olšák2015-10-171-1/+3
* radeonsi: remove an unused ctx parameter in si_shader_destroyMarek Olšák2015-10-174-6/+6
* radeonsi: print export_prim_id from the shader keyMarek Olšák2015-10-171-0/+2
* radeonsi: disable NaNs for LS and HSMarek Olšák2015-10-171-2/+4
* radeonsi: clean up si_llvm_init_export_argsMarek Olšák2015-10-171-42/+35
* nvc0: add support for performance monitoring metrics on FermiSamuel Pitoiset2015-10-174-3/+500
* glsl: (mostly) remove libglsl_utilRob Clark2015-10-161-2/+1
* nvc0: add a note about MP counters on GF100/GF110Samuel Pitoiset2015-10-161-0/+5
* nvc0: add MP counters variants for GF100/GF110Samuel Pitoiset2015-10-162-77/+483
* nvc0: move SW/HW queries info to their respective filesSamuel Pitoiset2015-10-167-178/+228
* nvc0: enable compute support by default on FermiSamuel Pitoiset2015-10-162-8/+2
* nvc0: allow only one active query for the MP counters groupSamuel Pitoiset2015-10-161-11/+9
* nvc0: read MP counters of all GPCs on FermiSamuel Pitoiset2015-10-161-1/+1
* nvc0: store the number of GPCs to nvc0_screenSamuel Pitoiset2015-10-162-0/+2
* nvc0: fix unaligned mem access when reading MP counters on FermiSamuel Pitoiset2015-10-161-6/+12
* nvc0: fix monitoring multiple MP counters queries on FermiSamuel Pitoiset2015-10-161-76/+87
* nvc0: fix queries which use multiple MP counters on FermiSamuel Pitoiset2015-10-161-47/+81
* nvc0: allow to use 8 MP counters on FermiSamuel Pitoiset2015-10-162-19/+13
* nvc0: fix sequence field init for MP counters on FermiSamuel Pitoiset2015-10-161-2/+4
* nvc0: correctly enable the MP counters' multiplexer on FermiSamuel Pitoiset2015-10-161-4/+1
* nvc0: rip off the kepler MP-enabling logic from the Fermi codepathSamuel Pitoiset2015-10-161-7/+1
* nvc0: split out begin_query() hook used by MP countersSamuel Pitoiset2015-10-161-24/+84
* nvc0: remove useless call to query_get_cfg() in nvc0_hw_sm_query_end()Samuel Pitoiset2015-10-161-3/+1