summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: emit base vertex and start instance only if they changeMarek Olšák2014-12-103-3/+38
* radeonsi: emit clip registers only if VS, GS, or rasterizer is changedMarek Olšák2014-12-105-32/+39
* radeonsi: get info about VS outputs from tgsi_shader_infoMarek Olšák2014-12-103-35/+34
* radeonsi: move all shader-related functions to a new file si_state_shaders.cMarek Olšák2014-12-106-785/+810
* radeonsi: generate derived and draw-related registers directly in the CSMarek Olšák2014-12-103-75/+76
* radeonsi: si_conv_pipe_prim shouldn't failMarek Olšák2014-12-101-11/+3
* radeonsi: remove useless variable si_context::pm4_dirty_cdwordsMarek Olšák2014-12-103-11/+1
* radeonsi: remove unused draw packet functionsMarek Olšák2014-12-102-87/+0
* radeonsi: emit draw packets directly into the CSMarek Olšák2014-12-103-68/+95
* radeonsi: add emit util functions for SH registersMarek Olšák2014-12-102-1/+18
* r600g: only init GS_VERT_ITEMSIZE on r600Dave Airlie2014-12-101-5/+2
* vc4: Do QPU scheduling across uniform loads.Eric Anholt2014-12-091-28/+60
* vc4: Populate the delay field better, and schedule high delay first.Eric Anholt2014-12-091-1/+49
* vc4: Skip raddr dependencies for 32-bit immediate loads.Eric Anholt2014-12-091-2/+5
* vc4: Mark VPM read setup as impacting VPM reads, not writes.Eric Anholt2014-12-091-1/+7
* vc4: Refuse to merge instructions involving 32-bit immediate loads.Eric Anholt2014-12-091-0/+5
* freedreno/a4xx: frag-coord / face fixesRob Clark2014-12-091-6/+19
* freedreno/a4xx: fix rendering to layer != 0Rob Clark2014-12-091-1/+4
* freedreno/a4xx: temp hack for FLAT varyingsRob Clark2014-12-091-0/+19
* freedreno/ir3: lower TXP as neededRob Clark2014-12-093-3/+19
* freedreno/a4xx: XA gpu hang at startupRob Clark2014-12-092-1/+9
* freedreno/a4xx: texture fixesRob Clark2014-12-096-7/+54
* freedreno: cleanup slice alignment/setupRob Clark2014-12-091-36/+14
* freedreno: update generated headersRob Clark2014-12-096-18/+65
* draw: implement TGSI_PROPERTY_VS_WINDOW_SPACE_POSITIONMarek Olšák2014-12-093-1/+5
* vc4: Reserve rb31 instead of r3 for raddr conflict spills.Eric Anholt2014-12-092-11/+45
* vc4: Prioritize allocating accumulators to short-lived values.Eric Anholt2014-12-091-14/+59
* r600g: fix regression since UCMP changeDave Airlie2014-12-091-1/+1
* Remove useless checks for NULL before freeingMatt Turner2014-12-089-30/+16
* vc4: Interleave register allocation from regfile A and B.Eric Anholt2014-12-081-39/+38
* vc4: Fix decision for whether the MIN operation writes to the B regfile.Eric Anholt2014-12-081-3/+3
* vc4: Drop dependency on r3 for color packing.Eric Anholt2014-12-081-4/+27
* vc4: Add support for GL 1.0 logic ops.Eric Anholt2014-12-081-2/+60
* vc4: Add support for TGSI_OPCODE_UCMP.Eric Anholt2014-12-081-0/+12
* radeonsi/compute: Clamp COMPUTE_TMPRING_SIZE.WAVES to: num_cu * 32Tom Stellard2014-12-081-0/+3
* winsys/radeon: Always report at least 1 compute unitTom Stellard2014-12-081-1/+1
* radeonsi: Program RASTER_CONFIG for harvested GPUs v5Tom Stellard2014-12-082-6/+130
* freedreno/a2xx: silence warning about missing DEPTH32XIlia Mirkin2014-12-061-1/+4
* freedreno/a3xx: handle index_bias (i.e. base_vertex)Ilia Mirkin2014-12-061-3/+13
* freedreno/a3xx: add bgr565 texturing and renderingIlia Mirkin2014-12-061-1/+1
* freedreno/a3xx: add support for SRGB render targetsIlia Mirkin2014-12-062-9/+12
* freedreno/a3xx: output RGBA16_FLOAT from fs for certain outputsIlia Mirkin2014-12-063-1/+17
* freedreno/a3xx: re-enable rgb10_a2 render targetsIlia Mirkin2014-12-061-1/+3
* freedreno/a3xx: fix border color swizzle to match texture format descIlia Mirkin2014-12-061-4/+18
* freedreno/a3xx: fix alpha-blending on RGBX formatsIlia Mirkin2014-12-063-8/+29
* llvmpipe: decrease MAX_SCENES from 2 to 1Roland Scheidegger2014-12-062-1/+13
* vc4: Try swapping the regfile A to B to pair instructions.Eric Anholt2014-12-051-2/+62
* vc4: Allow pairing of some instructions that disagree about the WS bit.Eric Anholt2014-12-051-1/+47
* vc4: Add separate write-after-read dependency tracking for pairing.Eric Anholt2014-12-051-20/+58
* vc4: Fix inverted priority of instructions for QPU scheduling.Eric Anholt2014-12-051-10/+10
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-20 09:12:30 +0000