summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* anv,i965,radv,st,ir3: Call nir_lower_deref_instrsJason Ekstrand2018-06-224-1/+8
* nv50/ir: only avoid spilling constrained def if a mov is addedKarol Herbst2018-06-231-2/+2
* freedreno: a2xx: fix clear colorJonathan Marek2018-06-221-1/+1
* freedreno: a2xx: fix crash when freeing contextJonathan Marek2018-06-221-0/+2
* freedreno: a2xx: fix crash on first clearJonathan Marek2018-06-221-4/+4
* freedreno: add a20xJonathan Marek2018-06-227-31/+85
* freedreno: a2xx: increase size of the offset field in instr_fetch_vtx_tJonathan Marek2018-06-221-4/+2
* v3d: Don't forget to initialize the buffer offset of a new winsys handle.Eric Anholt2018-06-211-0/+1
* radeonsi: fix occlusion queries with 16x AA without FBO attachments on StoneyMarek Olšák2018-06-211-1/+9
* radeonsi: handle non-clearable DCC buffers as MSAA resolve dstMarek Olšák2018-06-212-1/+6
* radeonsi: disable DCC MSAA for 128bpp formats on StoneyMarek Olšák2018-06-211-0/+5
* freedreno/a5xx: MSAARob Clark2018-06-2114-42/+89
* freedreno: update generated headersRob Clark2018-06-218-41/+53
* freedreno/ir3: txf_ms supportRob Clark2018-06-213-7/+51
* freedreno/a5xx: fix gpu hangs with large compute shadersRob Clark2018-06-211-3/+11
* freedreno/ir3: fix base_vertexRob Clark2018-06-211-0/+1
* swr: bump minimum supported LLVM version to 5.0Juan A. Suarez Romero2018-06-212-5/+5
* radeonsi: add a debug flag to zero vram allocationsGrazvydas Ignotas2018-06-212-0/+2
* radeonsi: use shifts for sign extensionGrazvydas Ignotas2018-06-211-2/+2
* r600: fix copy/paste bug for sampleMaskIn workaroundRoland Scheidegger2018-06-211-1/+1
* v3d: Fix min vs mag determination when not doing mip filtering.Eric Anholt2018-06-201-2/+10
* v3d: Track write reference to the separate stencil buffer.Eric Anholt2018-06-201-1/+16
* v3d: Add missing reference to the separate stencil buffer.Eric Anholt2018-06-201-11/+13
* v3d: Fix return value from fence_finish.Eric Anholt2018-06-201-1/+1
* gallium: add scalar isa shader capChristian Gmeiner2018-06-2011-1/+26
* radeonsi: rename r600_texture -> si_texture, rxxx -> xxx or sxxxMarek Olšák2018-06-1916-892/+886
* amd,radeonsi: rename radeon_winsys_cs -> radeon_cmdbufMarek Olšák2018-06-1950-236/+236
* freedreno/a5xx: move emit_marker5() into a5xx backendRob Clark2018-06-195-21/+24
* freedreno/a5xx: fix crash in dEQP-GLES31.stress.vertex_attribute_binding.buff...Rob Clark2018-06-193-1/+24
* freedreno/a5xx: don't crash if compute shader compile failsRob Clark2018-06-191-0/+2
* freedreno/ir3: fix missing recursion into block conditionRob Clark2018-06-191-0/+4
* freedreno/a5xx: better FOUR_QUAD/TWO_QUAD decision for computeRob Clark2018-06-191-4/+12
* freedreno/a5xx: bordercolor fixesRob Clark2018-06-191-4/+27
* freedreno: remove per-stateobj dirty_mask'sRob Clark2018-06-195-37/+16
* freedreno/a5xx: remove one image stateblockRob Clark2018-06-191-13/+0
* freedreno/a5xx: cubemap image fixesRob Clark2018-06-192-2/+7
* freedreno/ir3: handle image bufferRob Clark2018-06-191-1/+8
* freedreno/ir3: handle arrays of imagesRob Clark2018-06-191-6/+30
* freedreno/ir3: images can be arrays tooRob Clark2018-06-192-22/+83
* freedreno/ir3: use move_load_const passRob Clark2018-06-191-0/+3
* radeonsi: ignore PIPE_RESOURCE_FLAG_MAP_COHERENTMarek Olšák2018-06-192-5/+4
* radeonsi: always put persistent buffers into GTT on radeonMarek Olšák2018-06-191-1/+5
* radeonsi: fix si_get_num_queries for radeonMarek Olšák2018-06-191-5/+16
* radeonsi: don't expose performance counters for non-existent blocksMarek Olšák2018-06-191-13/+16
* radeonsi: set a better NUM_PATCHES hard limitMarek Olšák2018-06-191-3/+10
* radeonsi: make sure LS-HS vector lanes are reasonably occupiedMarek Olšák2018-06-191-0/+8
* radeonsi: properly compute an LS-HS thread group size limitMarek Olšák2018-06-191-2/+3
* v3d: Fix blitting from a linear winsys BO.Eric Anholt2018-06-191-0/+36
* radeonsi: enable OpenGL 3.3 compat profileTimothy Arceri2018-06-191-1/+1
* v3d: Set the SO offsets correctly if we have to re-emit.Eric Anholt2018-06-185-4/+24