summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* vc4: Track the last block we emitted at the top level.Eric Anholt2017-02-243-5/+10
* vc4: Emit max number of temps in the shader-db output.Eric Anholt2017-02-241-0/+23
* radeonsi: fix broken tessellation on Carrizo and StoneyMarek Olšák2017-02-251-1/+3
* trace: remove pipe_resource wrappingMarek Olšák2017-02-257-260/+40
* gallium: remove PIPE_CAP_USER_INDEX_BUFFERSMarek Olšák2017-02-2515-15/+0
* svga: implement user index buffersMarek Olšák2017-02-252-2/+13
* freedreno: add support for user index buffersMarek Olšák2017-02-252-1/+13
* etnaviv: add support for user index buffersMarek Olšák2017-02-252-1/+13
* vc4: automake: add the kernel/README to the tarballEmil Velikov2017-02-241-0/+2
* softpipe: enable clear_texture with util_clear_textureLars Hamre2017-02-242-1/+4
* llvmpipe: enable clear_texture with util_clear_textureLars Hamre2017-02-242-2/+4
* swr: fix index buffers with non-zero indicesGeorge Kyriazis2017-02-235-6/+62
* swr: add fetch shader cacheGeorge Kyriazis2017-02-236-15/+50
* radeon: fix r600 builds when old version of llvm is presentTimothy Arceri2017-02-231-2/+2
* r600/radeonsi: enable glsl/tgsi on-disk cacheTimothy Arceri2017-02-232-0/+46
* ddebug/rbug/trace: add get_disk_shader_cache() to pass-throughsTimothy Arceri2017-02-233-0/+39
* gallium/u_queue: isolate util_queue_fence implementationMarek Olšák2017-02-222-4/+4
* radeonsi: fix issues with monolithic shadersMarek Olšák2017-02-211-1/+2
* radeonsi: set no-signed-zeros-fp-mathMarek Olšák2017-02-212-1/+5
* gallivm: add no-signed-zeros-fp-math option to lp_create_builder (v2)Marek Olšák2017-02-211-1/+5
* radeonsi: skip TESSINNER/OUTER offchip stores if TES doesn't read themMarek Olšák2017-02-213-15/+77
* radeonsi: skip LDS stores in TCS if there are no LDS output readsMarek Olšák2017-02-211-1/+16
* etnaviv: remove number of pixel pipes validationChristian Gmeiner2017-02-211-10/+0
* etnaviv: move pctx initialisation to avoid a null dereferenceChristian Gmeiner2017-02-211-6/+6
* etnaviv: add missing fallthrough annotationChristian Gmeiner2017-02-211-0/+1
* radeonsi: fix UINT/SINT clamping for 10-bit formats on <= CIKNicolai Hähnle2017-02-216-19/+43
* radeonsi: handle MultiDrawIndirect in si_get_draw_start_countNicolai Hähnle2017-02-211-7/+53
* nvc0: use PascalB for most Pascal boardsBen Skeggs2017-02-212-1/+9
* r300g: only allow byteswapped formats on big endianGrazvydas Ignotas2017-02-211-0/+5
* android: radeonsi: fix sid_table.h generated header include pathMauro Rossi2017-02-201-1/+3
* gallium/u_index_modify: don't add PIPE_TRANSFER_UNSYNCHRONIZED unconditionallyMarek Olšák2017-02-193-3/+5
* radeonsi: fix UNSIGNED_BYTE index buffer fallback with non-zero start (v2)Marek Olšák2017-02-191-2/+2
* gallium: remove TGSI_OPCODE_CLAMPMarek Olšák2017-02-185-18/+3
* radeonsi: stop using TGSI_OPCODE_CLAMP by moving it amd/commonMarek Olšák2017-02-183-24/+6
* radeonsi: use R600_RESOURCE_FLAG_UNMAPPABLE where it's desirableMarek Olšák2017-02-185-26/+50
* gallium/radeon: add R600_RESOURCE_FLAG_UNMAPPABLEMarek Olšák2017-02-182-2/+3
* gallium/radeon: change r600_aligned_buffer_create to take flags, not bindMarek Olšák2017-02-182-4/+4
* radeonsi: upload constants into VRAM instead of GTTMarek Olšák2017-02-184-10/+18
* gallium/radeon: use TCC line size as alignment in other placesMarek Olšák2017-02-184-5/+9
* radeonsi: use a clever alignment for index buffer uploadsMarek Olšák2017-02-181-4/+7
* radeonsi: use a clever alignment for descriptor uploadsMarek Olšák2017-02-181-4/+7
* radeonsi: use a clever alignment for constant buffer uploadsMarek Olšák2017-02-183-1/+19
* radeonsi: move index buffer flushing into a non-upload indexed caseMarek Olšák2017-02-181-7/+6
* radeonsi: use SI_MAX_ATTRIBS where it should be usedMarek Olšák2017-02-184-5/+5
* radeonsi: sort members of si_shader_key::partMarek Olšák2017-02-181-6/+6
* radeonsi: have separate LS and ES main shader parts in the shader selectorMarek Olšák2017-02-183-5/+49
* radeonsi: don't compile pure monolithic shaders asynchronouslyMarek Olšák2017-02-181-2/+6
* radeonsi: allow unaligned vertex buffer offsets and strides on CIK-VIMarek Olšák2017-02-181-3/+9
* radeonsi: remove the fix_size3 workaroundMarek Olšák2017-02-183-36/+0
* radeonsi: add a workaround for clamping unaligned RGB 8 & 16-bit vertex loadsMarek Olšák2017-02-185-6/+60
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 17:13:04 +0000