summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: implement SAMPLEPOS fragment shader inputMarek Olšák2014-06-025-0/+76
* radeonsi: implement SAMPLEID fragment shader inputMarek Olšák2014-06-021-1/+17
* radeonsi: implement set_min_samplesMarek Olšák2014-06-024-2/+36
* radeon: add basic register setup for per-sample shadingMarek Olšák2014-06-024-9/+13
* radeon: split cayman_emit_msaa_state into 2 functionsMarek Olšák2014-06-024-14/+22
* r600g: use TGSI_PROPERTY to disable viewport and clippingChristoph Bumiller2014-06-029-9/+72
* gallium: create TGSI_PROPERTY to disable viewport and clippingChristoph Bumiller2014-06-0212-0/+13
* r600g: remove assert on draw with count == 0Christoph Bumiller2014-06-021-1/+0
* r600g: HW bug workaround for TGSI_OPCODE_BREAKCChristoph Bumiller2014-06-023-4/+22
* r600g: implement TGSI_OPCODE_BREAKCChristoph Bumiller2014-06-021-1/+24
* r600g: support all channels of TGSI_FILE_ADDRESSChristoph Bumiller2014-06-021-28/+58
* r600g: check for PIPE_BIND_BLENDABLE in is_format_supportedChristoph Bumiller2014-06-022-0/+18
* r600g: handle PIPE_QUERY_GPU_FINISHEDChristoph Bumiller2014-06-021-0/+9
* llvmpipe: (trivial) drop "unswizzled" from some function namesRoland Scheidegger2014-05-312-28/+30
* llvmpipe: fix crash when not all attachments are populated in a fbRoland Scheidegger2014-05-311-3/+9
* softpipe: honor the render_condition_enable bit in blits.Roland Scheidegger2014-05-311-0/+3
* llvmpipe: honor the render_condition_enable bit in blits.Roland Scheidegger2014-05-311-0/+3
* svga: use svga_shader_too_large() in compile_vs()Brian Paul2014-05-311-8/+36
* svga: use svga_shader_too_large() in compile_fs()Brian Paul2014-05-311-3/+1
* svga: added svga_shader_too_large() helperBrian Paul2014-05-311-0/+21
* i915g: Support B5G5R5A1 render targets and texturesStéphane Marchesin2014-05-281-0/+2
* i915g: Support R4G4B4A4 render targets and texturesStéphane Marchesin2014-05-281-0/+2
* i915g: Fix copy region codeStéphane Marchesin2014-05-281-34/+14
* nvc0/ir: use SM35 ISA with GK20AAlexandre Courbot2014-05-273-7/+12
* nvc0: add GK20A 3D classAlexandre Courbot2014-05-272-1/+9
* radeon/vce: implement non-referenced framesLeo Liu2014-05-272-3/+5
* i915g: Fix shader disasm codeStéphane Marchesin2014-05-261-1/+0
* i915g: Fallback to sw for npot copiesStéphane Marchesin2014-05-261-2/+3
* i915g: handle more formats in copyStéphane Marchesin2014-05-263-11/+91
* nvc0: implement clear_bufferTobias Klausmann2014-05-261-0/+141
* nvc0: revert mistaken logic to collapse color outputs to the beginningIlia Mirkin2014-05-261-9/+4
* freedreno/a3xx: texture fixesRob Clark2014-05-261-1/+3
* freedreno: update generated headersRob Clark2014-05-264-5/+7
* freedreno: few caps fixesRob Clark2014-05-262-4/+8
* nv50: count wrapped textures towards the tex_obj countJoakim Sindholt2014-05-231-0/+2
* nvc0: assert that we have vertex elements stateChristoph Bumiller2014-05-231-0/+1
* nvc0: use PRIxPTR for sizeof()Christoph Bumiller2014-05-231-1/+1
* nv50,nvc0: allow 15,16,30 bpp display formatsChristoph Bumiller2014-05-231-4/+4
* nv50,nvc0: handle guard band definesChristoph Bumiller2014-05-232-4/+16
* nv50/ir/tgsi: optimize KILChristoph Bumiller2014-05-231-0/+5
* nv50/ir: fix lowering of predicated instructions (without defs)Christoph Bumiller2014-05-231-1/+4
* nv50/ir/opt: fix constant folding with saturate modifierChristoph Bumiller2014-05-231-1/+3
* nv50/ir/tgsi: TGSI_OPCODE_POW replicates its resultChristoph Bumiller2014-05-231-1/+5
* nv50,nvc0: set constbufs dirty on pipe context switchChristoph Bumiller2014-05-232-0/+5
* nv50: setup scissors on clear_render_target/depth_stencilChristoph Bumiller2014-05-231-2/+18
* nv50,nvc0: always pull out bufctx on context destructionChristoph Bumiller2014-05-232-9/+7
* freedreno/a3xx: fix blend opcodeRob Clark2014-05-218-54/+83
* freedreno/a3xx: fix depth/stencil gmem restoreRob Clark2014-05-211-1/+1
* freedreno/a3xx: fix depth/stencil GMEM positioningRob Clark2014-05-211-12/+18
* freedreno: update generated headersRob Clark2014-05-214-5/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-18 18:07:37 +0000