summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* vc4: Fix some inconsistent indentation.Eric Anholt2014-11-241-6/+6
* vc4: Don't forget to actually connect the fence code.Eric Anholt2014-11-241-0/+2
* vc4: Add a note about a piece of errata I've learned about.Eric Anholt2014-11-241-0/+4
* r600g: do all CUBE ALU operations before gradient texture operations (v2.1)Dave Airlie2014-11-241-64/+72
* r600: fix texture gradients instruction emission (v2)Dave Airlie2014-11-241-28/+31
* nv50,nvc0: buffer resources can be bound as other things down the lineIlia Mirkin2014-11-232-14/+14
* nv50,nvc0: actually check constbufs for invalidationIlia Mirkin2014-11-232-3/+6
* nv50/ir: set neg modifiers on min/max argsIlia Mirkin2014-11-231-0/+2
* i915g: Fallback copy_render for ZS formatsStéphane Marchesin2014-11-221-1/+11
* i915g: Add back 4444 and 5551 formatsStéphane Marchesin2014-11-222-2/+4
* i915g: Don't limit blitter to POT texturesStéphane Marchesin2014-11-221-3/+2
* i915g: Align all texture dimensions to the next POTStéphane Marchesin2014-11-221-28/+29
* i915g: Fix typosStéphane Marchesin2014-11-221-2/+2
* i915g: Fix maxlod computation.Stéphane Marchesin2014-11-221-3/+3
* i915g: Fix offset for level != 0Stéphane Marchesin2014-11-225-8/+27
* i915g: Don't write constants past I915_MAX_CONSTANTStéphane Marchesin2014-11-221-1/+1
* i915g: Don't hardcode array size for phase countStéphane Marchesin2014-11-221-1/+1
* radeonsi: use minnum and maxnum LLVM intrinsics for MIN and MAX opcodesMarek Olšák2014-11-211-0/+7
* vc4: Update for new kernel ABI with async execution and waits.Eric Anholt2014-11-209-3/+250
* radeonsi: remove unused variable si_state_dsa::db_render_controlMarek Olšák2014-11-191-1/+0
* llvmpipe: enable PIPE_CAP_TGSI_VS_LAYER_VIEWPORTRoland Scheidegger2014-11-191-0/+1
* r600g: limit texture offset application to specific types (v2)Dave Airlie2014-11-191-3/+18
* r600g: geom shaders: always load texture src regs from inputsDave Airlie2014-11-191-1/+2
* vc4: Emit semaphore instructions for new kernel ABI.Eric Anholt2014-11-183-6/+87
* vc4: Mark a big array as const.Eric Anholt2014-11-181-1/+1
* gallivm: fix alignment issue for vertex data fetchRoland Scheidegger2014-11-181-1/+2
* radeonsi: support gl_FragCoord at integer pixel centerMarek Olšák2014-11-182-1/+5
* radeonsi: support per-sample gl_FragCoordMarek Olšák2014-11-181-12/+13
* r600g/cayman: handle empty vertex shadersDave Airlie2014-11-181-4/+8
* r600g/cayman: fix texture gather testsDave Airlie2014-11-181-4/+11
* r600g: cayman umad assigns dst pointlesslyDave Airlie2014-11-181-1/+1
* r600g/cayman: fix integer multiplication output overwrite (v2)Dave Airlie2014-11-181-3/+23
* radeonsi: Disable asynchronous DMA except for PIPE_BUFFERMichel Dänzer2014-11-171-0/+15
* freedreno: add missing headers in Makefile.sourcesEmil Velikov2014-11-161-1/+14
* gallium: remove unused pipe_viewport_state::translate[3] and scale[3]Marek Olšák2014-11-163-5/+2
* radeonsi: implement TGSI_PROPERTY_VS_WINDOW_SPACE_POSITIONMarek Olšák2014-11-163-3/+16
* freedreno/a4xx: implement mem->gmem (restore)Rob Clark2014-11-152-3/+199
* freedreno/a4xx: move where SP_FS_MRT_REGn is emittedRob Clark2014-11-152-14/+22
* nv50,nvc0: use clip_halfz setting when creating rasterizer stateIlia Mirkin2014-11-156-3/+10
* freedreno: add adreno 420 supportRob Clark2014-11-1532-12/+3870
* freedreno: update generated headersRob Clark2014-11-156-66/+2274
* freedreno/ir3: move some helpersRob Clark2014-11-142-65/+71
* freedreno: rename draw->draw_vboRob Clark2014-11-144-6/+6
* freedreno/a3xx: missing u_upload_destroyRob Clark2014-11-141-0/+2
* freedreno: fix borked check for a320.0Rob Clark2014-11-141-1/+1
* freedreno/ir3: half vs full reg in standalone compiler outputRob Clark2014-11-141-6/+10
* llvmpipe: Call pipe_thread_wait() on Linux.José Fonseca2014-11-131-0/+6
* i915g: we also have more than 0 viewports!Kenneth Graunke2014-11-121-0/+3
* vc4: Avoid reusing a pointer from c->outputs[] after add_output().Eric Anholt2014-11-121-5/+6
* vc4: Fix assumption of TGSI OUT[0] being POSITION in the VS.Eric Anholt2014-11-121-5/+5