summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
...
* | radeonsi: Eliminate one more magic number for texture image resources.Michel Dänzer2012-05-101-3/+3
* | radeonsi: Fix vertex buffer resource for stride 0.Michel Dänzer2012-05-101-1/+5
* | radeon/llvm: Remove AMDGPUConstants.pmTom Stellard2012-05-092-45/+23
* | radeon/llvm: Don't rely on tablegen for lowering int_AMDGPU_load_constTom Stellard2012-05-095-38/+20
* | radeon/llvm: Make sure the LOAD_CONST def uses the isSI predicateTom Stellard2012-05-092-7/+7
* | svga: implement CEIL opcode translationBrian Paul2012-05-091-0/+28
* | gallium/drivers: handle TGSI_OPCODE_CEILChristoph Bumiller2012-05-094-0/+28
* | r600g: Handle TGSI_OPCODE_CEIL (v2)Kai Wasserbäch2012-05-091-3/+3
* | radeon/llvm: Remove AMDILUtilityFunctions.cppTom Stellard2012-05-0813-1041/+399
* | radeon/llvm: Remove some unused functions from AMDILInstrInfoTom Stellard2012-05-082-164/+0
* | radeon/llvm: Add some comments and fix coding styleTom Stellard2012-05-088-42/+41
* | radeon/llvm: Remove the EXPORT_REG instructionTom Stellard2012-05-0810-117/+8
* | radeon/llvm: Use a custom inserter to lower RESERVE_REGTom Stellard2012-05-0810-27/+83
* | radeon/llvm: Use a custom inserter to lower STORE_OUTPUTTom Stellard2012-05-084-34/+23
* | radeon/llvm: Remove AMDGPULowerShaderInstructions classTom Stellard2012-05-086-86/+4
* | radeon/llvm: Use a custom inserter to lower LOAD_INPUTTom Stellard2012-05-084-39/+15
* | radeon/llvm: Remove the ReorderPreloadInstructions passTom Stellard2012-05-089-100/+4
* | radeon/llvm: Remove old comment from AMDIL.hTom Stellard2012-05-081-5/+0
* | radeon/llvm: add suport for cube texturesVadim Girlin2012-05-082-23/+91
* | radeon/llvm: add support for CUBE ALU instructionVadim Girlin2012-05-085-21/+63
* | radeon/llvm: add support for some ALU instructionsVadim Girlin2012-05-084-13/+293
* | radeon/llvm: add missing cases for BREAK/CONTINUEVadim Girlin2012-05-082-0/+3
* | radeon/llvm: add support for AHSR/LSHR/LSHL instructionsVadim Girlin2012-05-084-0/+53
* | radeon/llvm: add support for TXQ/TXF/DDX/DDY instructionsVadim Girlin2012-05-085-4/+43
* | radeon/llvm: add support for VertexID, InstanceIDVadim Girlin2012-05-083-0/+50
* | radeon/llvm: fix live-in handling for inputsVadim Girlin2012-05-082-2/+3
* | radeon/llvm: add support for v4i32Vadim Girlin2012-05-084-5/+20
* | radeon/llvm: fix ABS_i32 instruction loweringVadim Girlin2012-05-081-2/+2
* | radeon/llvm: use integer comparison for IFVadim Girlin2012-05-081-2/+4
* | radeon/llvm: use bitcasts for integersVadim Girlin2012-05-083-5/+73
* | r600g: Fix out of tree builds that use the LLVM backendTom Stellard2012-05-071-1/+1
* | radeon/llvm: Remove references to DebugFlag and isCurrentDebugType()Tom Stellard2012-05-074-22/+3
* | nv50: handle VP without inputsMarcin Slusarz2012-05-071-0/+11
* | nvc0/ir: allow abs,neg source modifiers with ceil,floor,truncChristoph Bumiller2012-05-061-0/+3
* | nv50/ir/opt: don't lose saturation in tryCollapseChainedMULsChristoph Bumiller2012-05-061-2/+3
* | nvc0/ir: fix lowering of textureGradChristoph Bumiller2012-05-063-12/+13
* | nouveau: fix nouveau_scratch_runout_release bo count underflowChristoph Bumiller2012-05-061-1/+3
* | nv50: fix typo causing NULL-deref in nv50_resource_resolveChristoph Bumiller2012-05-041-1/+1
* | nv50/ir: move expansion of IMUL to later stage and handle memory operandsChristoph Bumiller2012-05-044-17/+51
* | nv50: implement stream outputChristoph Bumiller2012-05-0412-33/+468
* | nv50: enable array texturesChristoph Bumiller2012-05-042-3/+4
* | svga: specify 4-byte aligned vertex elementsBrian Paul2012-05-041-1/+2
* | r600g/llvm: Mask write of pred_inst in llvm_if()Tom Stellard2012-05-031-0/+1
* | r600g/llvm: Lower ULT A, B, C to SETGT_UINT A, C, BTom Stellard2012-05-031-0/+7
* | r600g: Print integer values of literal constants in shader dumpsTom Stellard2012-05-031-1/+2
* | r600g: Add support for reading BREAK_LOGICALZ_i32 from bytestreamTom Stellard2012-05-032-0/+5
* | r600g/llvm: Don't duplicate R600 intrinsics installed by LLVMTom Stellard2012-05-034-0/+26
* | r600g: Fix the evergreen offset/end register definitionsTom Stellard2012-05-021-9/+5
* | radeon/llvm: Fix MachineInstr dumpTom Stellard2012-05-022-8/+9
* | r600g: fixed the bug with VTX fetches in TEX clauses for evergreenAdam Rak2012-05-021-7/+6
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-15 16:12:47 +0000