summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* trace: Support geometry shaders.José Fonseca2012-11-091-115/+71
* galahad: Support geometry shader / stream-output methods.José Fonseca2012-11-091-82/+110
* softpipe: Fix rgb_dst_factor == PIPE_BLENDFACTOR_SRC_ALPHA_SATURATE.José Fonseca2012-11-091-3/+3
* softpipe: Handle adjacency primitives.José Fonseca2012-11-091-0/+46
* svga: Fix memory leak in svga_buffer_transfer_map.Vinson Lee2012-11-081-0/+2
* softpipe: add ARB_texture_cube_map_array support (v1.1)Dave Airlie2012-11-094-14/+171
* r600g: fix lod bias/explicit lod with cube maps.Dave Airlie2012-11-091-8/+20
* r600g: clarify const buffer numbering and handlingDave Airlie2012-11-094-4/+10
* r600g: fix pre eg export with llvmVincent Lejeune2012-11-081-1/+1
* r600g/compute: fix call to r600_bytecode_initAlex Deucher2012-11-071-1/+2
* svga: Ensure vb_transfer in svga_swtnl_draw_vbo in initialized.Vinson Lee2012-11-061-1/+1
* r600g: add in-place DB decompression and texturing with DB tilingMarek Olšák2012-11-068-79/+216
* trace: Prevent segfault when passing NULL to set_vertex_buffers.José Fonseca2012-11-052-15/+23
* galahad: Prevent segfault when passing NULL to set_vertex_buffers.José Fonseca2012-11-051-1/+1
* nv50,nvc0: expose ARB_map_buffer_alignmentLucas Stach2012-11-044-6/+8
* r600g: make tgsi-to-llvm generates store.pixel* intrinsic for fsVincent Lejeune2012-11-026-12/+130
* radeonsi: Implement support for vertex shader samplers.Michel Dänzer2012-11-022-22/+60
* r600g: re-enable handling of DISCARD_RANGE, improving performanceMarek Olšák2012-11-011-2/+0
* r600g: fix abysmal performance in Reaction QuakeMarek Olšák2012-11-012-21/+24
* llvmpipe: Obey back writemask.José Fonseca2012-10-311-2/+8
* r600g: avoid shader needing too many gpr to lockup the gpu v2Jerome Glisse2012-10-313-34/+62
* r600g: use SQ_VTX_SEMANTIC_CLEAR to clear the semantic registersMarek Olšák2012-10-314-99/+11
* gallium: expose ARB_map_buffer_alignment on RadeonMarek Olšák2012-10-3111-2/+18
* r600g: use better sample positions for 8x MSAAMarek Olšák2012-10-312-12/+12
* gallium: add start_slot parameter to set_vertex_buffersMarek Olšák2012-10-3130-183/+158
* r600g: tgsi-to-llvm emits right input intrinsicsVincent Lejeune2012-10-302-20/+64
* r600g: implement texturing with 8x MSAA compressed surfaces for EvergreenMarek Olšák2012-10-2911-37/+256
* nv50/ir: restore use of long immediate encodingsChristoph Bumiller2012-10-282-0/+9
* nv50,nvc0: fix 2d engine stencil-only copiesChristoph Bumiller2012-10-284-22/+48
* r600g: advertise 32 streamout vec4 outputsMarek Olšák2012-10-261-1/+1
* softpipe: remove extraneous whitespaceBrian Paul2012-10-261-2/+0
* gallivm/llvmpipe: fix 64-bit %ll format compiler warnings for mingw32Brian Paul2012-10-261-4/+7
* r600g: advertise 32 fragment shaders inputs, not 34Marek Olšák2012-10-261-4/+1
* trace: Flush before drawing.José Fonseca2012-10-263-0/+11
* radeonsi: Handle TGSI_SEMANTIC_FACE.Michel Dänzer2012-10-262-1/+31
* radeonsi: Handle TGSI_SEMANTIC_BCOLOR.Michel Dänzer2012-10-265-15/+75
* radeonsi: Don't snoop context state while building shaders.Michel Dänzer2012-10-263-17/+27
* radeon/llvm: Add intrinsic for reading SI FRONT_FACE VGPR in the pixel shader.Michel Dänzer2012-10-262-0/+6
* r600g: split cayman common state out into a shared functionAlex Deucher2012-10-263-16/+35
* r600g: emit some additional regs on caymanAlex Deucher2012-10-261-0/+54
* r600g: there are 16 const buffer size regs for each shader stageAlex Deucher2012-10-261-2/+19
* r600g: rework evergreen_init_common_regs()Alex Deucher2012-10-261-40/+33
* r600g/compute: always CONTEXT_CONTROL packet at start of CSAlex Deucher2012-10-262-0/+10
* r300g: fix texture border color for sRGB formatsMarek Olšák2012-10-261-4/+18
* trace: Fix dumping of set_constant_buffer method.José Fonseca2012-10-253-9/+21
* r600g: force bank_swizzle if already setVincent Lejeune2012-10-242-0/+4
* r600g: rewrite tgsi-to-llvm load-input to handle fragcoordVincent Lejeune2012-10-242-42/+84
* nv50/ir/tgsi: fix srcMask for TXP with SHADOW1DChristoph Bumiller2012-10-241-1/+1
* r600g: Remove special handling of PRED_SET* insructions for LLVM 3.2Tom Stellard2012-10-191-0/+2
* radeon/llvm: Sort tgsi opcode action initializationTom Stellard2012-10-191-59/+50
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 04:15:08 +0000