summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
...
* gallium/radeonsi: ship all files in the tarballEmil Velikov2014-09-052-0/+8
* gallium/radeon: ship all files in the tarballEmil Velikov2014-09-052-7/+20
* gallium/r600: ship all files in the tarballEmil Velikov2014-09-052-8/+36
* gallium/r300: ship all files in the tarballEmil Velikov2014-09-052-25/+72
* gallium/nouveau: ship all files in the tarballEmil Velikov2014-09-052-36/+113
* gallium/noop: ship all files in the tarballEmil Velikov2014-09-052-0/+3
* gallium/llvmpipe: ship all files in the tarballEmil Velikov2014-09-052-3/+35
* gallium/identity: ship all files in the tarballEmil Velikov2014-09-052-2/+8
* gallium/ilo: ship all files in the tarballEmil Velikov2014-09-052-1/+48
* gallium/i915: ship all files in the tarballEmil Velikov2014-09-052-14/+32
* gallium/galahad: ship all files in the tarballEmil Velikov2014-09-052-2/+8
* gallium/freedreno: ship all files in the tarballEmil Velikov2014-09-052-12/+65
* freedreno/ir3: fix constlen with relative addressingRob Clark2014-09-043-3/+15
* freedreno/ir3: fix error in bail logicRob Clark2014-09-041-2/+4
* freedreno/ir3: bit of debugRob Clark2014-09-041-4/+16
* vc4: Merge qcompile and tgsi_to_qirEric Anholt2014-09-049-402/+327
* vc4: Add a CSE optimization pass.Eric Anholt2014-09-044-0/+238
* vc4: Switch to using native integers.Eric Anholt2014-09-045-6/+228
* vc4: Expose compares at a lower level in QIR.Eric Anholt2014-09-045-79/+148
* vc4: Stop being so clever in CMP handling.Eric Anholt2014-09-041-23/+6
* r600g,radeonsi: make sure there's enough CS space before resuming queriesMarek Olšák2014-09-041-0/+28
* Revert "r600g,radeonsi: initialize HTILE to fully-expanded state"Marek Olšák2014-09-041-3/+1
* Eliminate several cases of multiplication in arguments to callocCarl Worth2014-09-033-3/+3
* r600g: fix alpha-test with HyperZ enabled, fixing L4D2 tree corruptionMarek Olšák2014-09-031-6/+6
* r600g,radeonsi: Preserve existing buffer flagsMichel Dänzer2014-09-031-3/+3
* r300g: pointless assignment of info.indexedDave Airlie2014-09-031-2/+0
* vc4: Handle a couple of the transfer map flags.Eric Anholt2014-09-022-4/+12
* radeonsi: Compile dummy pixel shader on demandMichel Dänzer2014-09-022-8/+10
* r600g,radeonsi: Inform the kernel if a BO will likely be accessed by the CPUMichel Dänzer2014-09-021-9/+14
* nouveau: don't leak dec struct on errorDave Airlie2014-09-021-1/+1
* nouveau/nv40: quiten coverity warning in unused vertex texture code.Dave Airlie2014-09-021-0/+1
* nv50: remove unused variablesIlia Mirkin2014-09-012-2/+0
* nv50: attach the buffer bo to the miptree structuresIlia Mirkin2014-09-011-8/+5
* nv50: mt address may not be the underlying bo's start addressIlia Mirkin2014-09-013-12/+14
* nv50: set the miptree address when clearing bo's in vp2 initIlia Mirkin2014-09-011-0/+2
* nv50/ir: avoid creating instructions that can't be emittedIlia Mirkin2014-09-011-0/+4
* nvc0: don't make 1d staging textures linearIlia Mirkin2014-09-011-1/+0
* nv50: zero out unbound samplersIlia Mirkin2014-09-011-2/+5
* nvc0/ir: avoid infinite recursion when finding first uses of texIlia Mirkin2014-09-012-8/+29
* freedreno/ir3: add DDX/DDYRob Clark2014-09-011-4/+53
* freedreno/ir3: don't keep IR aroundRob Clark2014-09-011-1/+6
* radeonsi: implement EXPCLEAR optimization for depthMarek Olšák2014-09-015-2/+23
* r600g,radeonsi: initialize HTILE to fully-expanded stateMarek Olšák2014-09-011-1/+3
* radeonsi: implement fast depth clearMarek Olšák2014-09-014-2/+21
* radeonsi: move DB_RENDER_CONTROL into draw_vboMarek Olšák2014-09-015-58/+46
* radeonsi: disable occlusion queries if they are not neededMarek Olšák2014-09-011-0/+8
* r600g,radeonsi: force fast stencil and HTILE stencil off, fixing a Hyper-Z hangMarek Olšák2014-09-012-9/+14
* r600g: set VGT_ENHANCE=4 on R7xxMarek Olšák2014-09-012-0/+2
* r600g: expose AMD_vertex_shader_layer and *_viewport_index on R600-R700Marek Olšák2014-09-011-1/+1
* r600g: fix layered clearMarek Olšák2014-09-011-1/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 16:44:35 +0000