summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: move all clear() code into si_clear.cMarek Olšák2017-11-299-719/+764
* radeonsi: enable DCC with MSAA for VIMarek Olšák2017-11-295-2/+15
* radeonsi: implement fast color clear for DCC with MSAA for VIMarek Olšák2017-11-291-5/+30
* radeonsi: add a workaround for blending with DCC and MSAAMarek Olšák2017-11-291-8/+23
* radeonsi: clear PIPE_IMAGE_ACCESS_WRITE when it's invalid to be on the safe sideMarek Olšák2017-11-291-0/+10
* ac/surface: enable DCC computation for MSAAMarek Olšák2017-11-291-1/+2
* radeonsi: fix layered DCC fast clearMarek Olšák2017-11-291-1/+4
* r600: lds load cleanups.Dave Airlie2017-11-291-6/+8
* r600_shader: only load from LDS what is really usedGert Wollny2017-11-291-7/+26
* r600/sb: handle jump after target to end of program. (v2)Dave Airlie2017-11-291-0/+5
* meson: build virgl driverDylan Baker2017-11-281-0/+39
* meson: build svga driver on linuxDylan Baker2017-11-281-0/+88
* meson: build r600 driverDylan Baker2017-11-281-0/+128
* meson: build r300 driverDylan Baker2017-11-281-0/+156
* meson: build i915g driverDylan Baker2017-11-281-0/+70
* svga: move svga_is_format_supported() to svga_format.cBrian Paul2017-11-283-121/+129
* svga: s/unsigned/SVGA3dDevCapIndex/Brian Paul2017-11-281-3/+6
* vc4: check preprocessor token existence using #ifdef instead of #ifEric Engestrom2017-11-281-3/+3
* radeonsi/gfx9: simplify condition for on-chip ESGSNicolai Hähnle2017-11-281-3/+1
* radeonsi: clarify that si_shader_selector::esgs_itemsize is set for the ES partNicolai Hähnle2017-11-281-1/+3
* radeonsi: use si_shader_context instead of lp_build_context in more placesNicolai Hähnle2017-11-281-27/+23
* radeonsi: cleanup si_initialize_color_surfaceNicolai Hähnle2017-11-281-12/+12
* radeonsi: avoid attempting to create CMASK if the tiling mode doesn't have itNicolai Hähnle2017-11-281-0/+2
* radeonsi: check that we don't leak fine.buf referencesNicolai Hähnle2017-11-281-0/+2
* amd/common: sid.h cleanupsNicolai Hähnle2017-11-281-1/+1
* ac: change legacy_surf_level::slice_size to dword unitsMarek Olšák2017-11-278-28/+30
* ac: pack ac_surface betterMarek Olšák2017-11-272-7/+7
* radeonsi: always initialize max_forced_staging_uploadsMarek Olšák2017-11-271-0/+2
* radeonsi: remove an old hack for evergreenMarek Olšák2017-11-271-10/+0
* radeonsi: set COMPUTE_RESOURCE_LIMITS.FORCE_SIMD_DIST when profitableMarek Olšák2017-11-271-1/+16
* r600/eg: dump event type in dumpsDave Airlie2017-11-271-0/+1
* nouveau/compiler: Allow to omit line numbers when printing instructionsTobias Klausmann2017-11-265-4/+13
* radeonsi: try flushing unflushed fences in si_fence_finish even when timeout ...Nicolai Hähnle2017-11-261-3/+3
* nv50/ir: move LateAlgebraicOpt to the very endIlia Mirkin2017-11-261-1/+1
* nv50/ir: when merging immediates/consts, load directlyIlia Mirkin2017-11-261-1/+21
* nv50/ir: add optimization for modulo by a non-power-of-2 valueIlia Mirkin2017-11-261-0/+15
* nv50/ir: optimize signed integer modulo by pow-of-2Ilia Mirkin2017-11-252-10/+29
* freedreno/a4xx: add ARB_framebuffer_no_attachments supportIlia Mirkin2017-11-252-1/+6
* freedreno/a4xx: add indirect draw supportIlia Mirkin2017-11-252-0/+33
* freedreno: regenerate pm4 header, adjust code for new namesIlia Mirkin2017-11-253-114/+171
* freedreno/a4xx: add stencil texturing supportIlia Mirkin2017-11-253-12/+35
* freedreno/ir3: add a pass to lower tg4 to txl, enable gather on a4xxIlia Mirkin2017-11-257-3/+151
* radeonsi: expose all CB performance counters on StoneyMarek Olšák2017-11-251-1/+1
* radeonsi: handle imported textures with DCC robustlyMarek Olšák2017-11-251-1/+1
* radeonsi: fix a typo in creating monolithic ES-GSMarek Olšák2017-11-251-1/+1
* radeonsi: don't write undefined output channels to LDS in LSMarek Olšák2017-11-251-0/+3
* radeonsi: use ac.lds for shared memoryMarek Olšák2017-11-253-5/+3
* radeonsi: do 64-bit LDS loads recursivelyMarek Olšák2017-11-251-7/+9
* etnaviv: Emit vertex buffers consecutivelyWladimir J. van der Laan2017-11-231-4/+4
* r600: set DX10_CLAMP for compute shader tooRoland Scheidegger2017-11-231-2/+3