summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* r600g/compute: Handle failures in compute_memory_pool_finalizeJan Vesely2014-06-241-1/+4
* r600g/compute: Fix possible endless loop in compute_memory_pool allocations.Jan Vesely2014-06-241-2/+5
* r600: Fix use after free in compute_memory_promote_item.Jan Vesely2014-06-241-1/+2
* nvc0: allow VIEWPORT_INDEX and LAYER to be used as input semanticsIlia Mirkin2014-06-231-0/+2
* nv50/ir: allow gl_ViewportIndex to work on non-provoking verticesTobias Klausmann2014-06-232-2/+30
* freedreno: use util_copy_framebuffer_state()Rob Clark2014-06-221-12/+1
* freedreno/a3xx: WFI fixes/cleanupRob Clark2014-06-225-48/+41
* scons: avoid building any piece of i915Emil Velikov2014-06-211-12/+0
* r600g/compute: Use gallium util functions for double listsBruno Jiménez2014-06-202-111/+46
* r600g/compute: Map only against intermediate buffersBruno Jiménez2014-06-201-6/+4
* r600g/compute: Implement compute_memory_demote_itemBruno Jiménez2014-06-202-0/+54
* r600g/compute: Avoid problems when promoting items mapped for readingBruno Jiménez2014-06-201-4/+8
* r600g/compute: Only move to the pool the buffers marked for promotingBruno Jiménez2014-06-202-60/+91
* r600g/compute: divide the item list in twoBruno Jiménez2014-06-202-51/+49
* r600g/compute: Add statuses to the compute_memory_itemsBruno Jiménez2014-06-202-1/+18
* r600g/compute: Add an util function to know if an item is in the poolBruno Jiménez2014-06-201-0/+5
* r600g/compute: Add an intermediate resource for OpenCL buffersBruno Jiménez2014-06-203-6/+41
* radeon/llvm: Adapt to AMDGPU.rsq intrinsic change in LLVM 3.5Michel Dänzer2014-06-191-0/+4
* nv30: hack to avoid errors on unexpected color/zeta combinationsIlia Mirkin2014-06-191-0/+17
* nv30: tidy screen caps, add missing onesIlia Mirkin2014-06-191-16/+17
* nv30: avoid dangling references to deleted contextsIlia Mirkin2014-06-191-0/+3
* nv30: plug some memory leaks on screen destroy and shader compileIlia Mirkin2014-06-192-0/+7
* nv50: organize screen capsIlia Mirkin2014-06-191-67/+57
* nvc0: organize screen capsIlia Mirkin2014-06-191-61/+51
* nvc0: remove vport_int hack and instead use the usual state validationIlia Mirkin2014-06-193-11/+3
* r300g: don't advertize PIPE_FORMAT_B10G10R10X2_UNORM on < r500David Heidelberger2014-06-191-0/+1
* radeonsi: implement ARB_texture_query_lodMarek Olšák2014-06-192-25/+40
* radeonsi: pass ARB_conservative_depth parameters to the hardwareMarek Olšák2014-06-194-1/+29
* gallium: implement ARB_texture_query_levelsMarek Olšák2014-06-191-0/+3
* radeonsi: cosmetic changes in si_shader.cMarek Olšák2014-06-191-18/+13
* radeonsi: implement ARB_texture_gather and Gather functions from GLSL 4.00Marek Olšák2014-06-192-12/+123
* r600g: fix the max vertex shader input limitMarek Olšák2014-06-191-1/+1
* radeon/uvd: disable VC-1 simple/main on UVD 2.xGrigori Goronzy2014-06-181-1/+4
* radeonsi: add sampling of 4:2:2 subsampled texturesGrigori Goronzy2014-06-183-40/+71
* util/u_format: move utility function from r600gGrigori Goronzy2014-06-181-11/+1
* radeon/vce: set number of cpbs based on levelLeo Liu2014-06-182-5/+61
* radeon/vce: implement h264 level supportLeo Liu2014-06-181-1/+1
* nv50/ir: Remove NV50_SEMANTIC_VIEWPORTINDEXTobias Klausmann2014-06-162-2/+1
* nvc0: implement multiple viewports/scissors, enable ARB_viewport_arrayTobias Klausmann2014-06-167-63/+113
* nv50: make sure to mark first scissor dirty after blitIlia Mirkin2014-06-161-0/+1
* radeonsi: fixup sizes of shader resource and sampler arraysMarek Olšák2014-06-161-2/+2
* r600g/radeonsi: Remove default case from PIPE_COMPUTE_CAP_* switchMichel Dänzer2014-06-161-4/+3
* radeon/compute: Always report at least 1 compute unitTom Stellard2014-06-131-1/+1
* freedreno/a3xx: vtx formatsRob Clark2014-06-132-63/+79
* freedreno: update generated headersRob Clark2014-06-134-16/+23
* freedreno: try for more squarish tile dimensionsRob Clark2014-06-131-3/+9
* freedreno: fix for null texturesRob Clark2014-06-132-6/+10
* llvmpipe: increase number of queries which can be binned simultaneously to 64Roland Scheidegger2014-06-131-1/+1
* radeon/compute: Implement PIPE_COMPUTE_CAP_MAX_COMPUTE_UNITSBruno Jiménez2014-06-131-0/+7
* r600g/compute: solve a bug introduced by 2e01b8b440c1402c88a2755d89f40292e1f3...Bruno Jiménez2014-06-121-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 00:57:49 +0000