summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* nouveau: delay deleting buffer with unflushed fenceIlia Mirkin2015-09-282-2/+10
* nouveau: be more careful about freeing temporary transfer buffersIlia Mirkin2015-09-285-4/+30
* radeonsi: add scratch buffer to the buffer list when it's re-allocatedMarek Olšák2015-09-261-0/+1
* radeon/vce: fix vui time_scale zero errorLeo Liu2015-09-251-0/+3
* android: radeonsi: fix sid_tables.h missing LOCAL_MODULE_CLASSMauro Rossi2015-09-241-0/+1
* gallium/radeon: remove the percentage symbol from HUD temperatureBenjamin Bellec2015-09-241-1/+1
* radeonsi: handle dummy constant buffer allocation failureMarek Olšák2015-09-241-0/+2
* radeonsi: don't forget to update scratch relocations for LS, HS, ES shadersMarek Olšák2015-09-241-2/+6
* radeonsi: skip drawing if updating the scratch buffer failsMarek Olšák2015-09-241-14/+49
* radeonsi: skip drawing if PS fails to compile or uploadMarek Olšák2015-09-241-12/+3
* radeonsi: skip drawing if VS, TCS, TES, GS fail to compile or uploadMarek Olšák2015-09-241-7/+23
* radeonsi: handle fixed-func TCS shader create failureMarek Olšák2015-09-241-2/+5
* radeonsi: handle shader precompile failuresMarek Olšák2015-09-241-1/+6
* radeonsi: skip drawing if GS ring allocations failMarek Olšák2015-09-241-1/+10
* radeonsi: skip drawing if the tess factor ring allocation failsMarek Olšák2015-09-243-5/+12
* radeonsi: add malloc fail paths to si_create_shader_stateMarek Olšák2015-09-241-0/+8
* radeonsi: report alloc failure from si_shader_binary_readMarek Olšák2015-09-241-1/+4
* gallium/radeon: add a fail path for depth MSAA texture readbackMarek Olšák2015-09-241-0/+5
* gallium/radeon: handle buffer alloc failures in r600_draw_rectangleMarek Olšák2015-09-241-0/+3
* gallium/radeon: handle buffer_map staging buffer failures betterMarek Olšák2015-09-241-4/+3
* radeonsi: handle constant buffer alloc failuresMarek Olšák2015-09-241-1/+7
* radeonsi: handle index buffer alloc failuresMarek Olšák2015-09-241-0/+6
* r600g: update num_dw in scissor_enable workaroundGrazvydas Ignotas2015-09-231-0/+1
* radeonsi: implement TXQS supportIlia Mirkin2015-09-212-25/+69
* radeonsi: load fmask ptr relative to the resources arrayIlia Mirkin2015-09-211-1/+1
* freedreno/ir3: use nir two-sided-color loweringRob Clark2015-09-181-21/+3
* freedreno/ir3: lower txp/clamp in NIRRob Clark2015-09-181-26/+30
* freedreno/ir3: add --gpu arg to cmdline compilerRob Clark2015-09-171-1/+10
* freedreno/a4xx: wire up ucp supportRob Clark2015-09-171-0/+1
* freedreno/ir3: add support for ucpRob Clark2015-09-174-13/+80
* freedreno/ir3: convert from tgsi semantic/index to varying-slotRob Clark2015-09-177-193/+234
* freedreno/ir3: switch to shader_enums.h interp constantsRob Clark2015-09-174-41/+20
* nv50,nvc0: flush texture cache in presence of coherent bufsIlia Mirkin2015-09-172-0/+39
* nv50,nvc0: detect underlying resource changes and update ticIlia Mirkin2015-09-172-0/+43
* vc4: Try to pair up instructions when only one of them has PM bitBoyan Ding2015-09-171-47/+76
* freedreno/a3xx: use NUM_USER_CLIP_PLANES helper instead of magic numberIlia Mirkin2015-09-161-1/+2
* freedreno/a3xx: fix blending of L8 formatIlia Mirkin2015-09-161-0/+2
* freedreno/a3xx: add support for dual-source blendingIlia Mirkin2015-09-167-6/+32
* vc4: convert from tgsi semantic/index to varying-slotEric Anholt2015-09-167-147/+106
* gallium/ttn: Convert to using VARYING_SLOT_* / FRAG_RESULT_*.Eric Anholt2015-09-164-33/+66
* nv50, nvc0: fix max texture buffer size to 128M elementsIlia Mirkin2015-09-162-2/+2
* freedreno: one screen to rule them allRob Clark2015-09-162-0/+11
* freedreno/ir3: use NIR to lower ffract instead of tgsi_loweringRob Clark2015-09-161-1/+1
* freedreno/a4xx: more texture formatsRob Clark2015-09-151-7/+8
* freedreno/a4xx: border-color supportRob Clark2015-09-154-2/+31
* freedreno/a4xx: wire up texture clamp loweringRob Clark2015-09-152-20/+80
* freedreno: helper for a3xx/a4xx border-colorsRob Clark2015-09-154-67/+99
* freedreno: update generated headersRob Clark2015-09-155-17/+37
* gallium/svga: Enable PIPE_FORMAT_L8_UNORM for vgpu10Thomas Hellstrom2015-09-151-1/+1
* nvc0/ir: start offset at texBindBase for txq, like regular texturingIlia Mirkin2015-09-141-1/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 16:28:50 +0000