aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* svga: make svga_surface_needs_propagation() surface constBrian Paul2012-06-142-3/+3
* svga: add svga_surface_const() cast wrapperBrian Paul2012-06-141-0/+8
* svga: fix comment typoBrian Paul2012-06-141-1/+1
* radeonsi: Don't always re-compile shaders after they're bound.Michel Dänzer2012-06-121-6/+1
* radeonsi: Use linear instead of constant interpolation for now.Michel Dänzer2012-06-122-4/+22
* radeonsi: Handle SUB_f32.Thomas Stellard2012-06-122-2/+3
* radeonsi: Only dump shaders with environment variable RADEON_DUMP_SHADERS=1.Michel Dänzer2012-06-122-9/+20
* automake: Globally add stub automake targets to the old Makefiles.Eric Anholt2012-06-1112-36/+0
* i915g: Fix depth/stencil glClearMichael Karcher2012-06-101-6/+5
* radeon/llvm: Emulate RECIP_UINT instruction on CaymanTom Stellard2012-06-062-4/+13
* radeon/llvm: Remove some duplicate code in the R600 CodeEmitterTom Stellard2012-06-061-9/+3
* radeon/llvm: Fix MULLO* instructions on CaymanTom Stellard2012-06-064-14/+53
* r600g: Compute support for CaymanTom Stellard2012-06-065-66/+95
* radeon/llvm: Remove obselete hooks for the ConvertToISA passTom Stellard2012-06-066-87/+1
* radeon/llvm: Remove AMDIL MOVE* instructionsTom Stellard2012-06-065-20/+2
* radeon/llvm: Add isMov() to AMDILInstrInfoTom Stellard2012-06-066-11/+34
* radeon/llvm: Remove deadcode from the AMDILISelLowering classTom Stellard2012-06-062-203/+0
* radeon/llvm: Don't lower RETURN to S_ENDPGM on SITom Stellard2012-06-062-1/+4
* radeon/llvm: Remove AMDIL VCREATE* instructionsTom Stellard2012-06-068-97/+12
* radeon/llvm: Remove AMDIL LOADCONST* instructionsTom Stellard2012-06-0613-322/+33
* nouveau: fix scratch buffer leakMarcin Slusarz2012-06-054-3/+15
* nv50: fix nv50_stream_output_state leakMarcin Slusarz2012-06-051-0/+3
* nv50: fix symbol table memory leakMarcin Slusarz2012-06-051-0/+3
* radeon/llvm: Fix VTX_READ patternsTom Stellard2012-06-013-4/+33
* radeon/llvm: Emit 2 bytes for vertex fetch offsetsTom Stellard2012-06-012-1/+3
* radeon/llvm: Only use indirect (vertex fetch) parameters for kernelsTom Stellard2012-06-011-2/+6
* radeon/llvm: Eliminate CFGStructurizer dependency on AMDIL instructionsTom Stellard2012-06-0111-41/+124
* radeon/llvm: Change prefix on tablegen files to AMDGPUTom Stellard2012-06-0117-50/+50
* radeon/llvm: Remove deadcode from the R600LowerInstructions passTom Stellard2012-06-011-46/+2
* radeon/llvm: Remove AMDIL GLOBALSTORE* instructionsTom Stellard2012-06-014-77/+36
* radeon/llvm: Remove AMDIL GLOBALLOAD* instructionsTom Stellard2012-06-016-128/+24
* r600g: compute support for evergreenAdam Rak2012-06-0120-12/+2674
* svga: fix saturated TEX instructionsBrian Paul2012-05-311-6/+13
* draw: simplify index buffer specificationBrian Paul2012-05-319-28/+28
* nv50: hook up forgotten short constant buffer upload methodMarcin Slusarz2012-05-291-0/+1
* radeon/llvm: Update and fix some commentsTom Stellard2012-05-292-12/+6
* radeonsi: Remove use.sgpr* intrinsics, use load instructions insteadTom Stellard2012-05-295-74/+57
* radeonsi: Handle TGSI CONST registersTom Stellard2012-05-2912-100/+254
* radeon/llvm: Remove AMDILIntrinsicInfo::GetDeclaration fuction bodyTom Stellard2012-05-291-20/+1
* radeon/llvm: Remove AMDILTargetMachineTom Stellard2012-05-2919-363/+90
* nouveau: unreference fences on resource destructionChristoph Bumiller2012-05-292-0/+6
* nvc0: optimize blend cso by checking which by-RT data actually differsChristoph Bumiller2012-05-291-65/+94
* nvc0: don't upload UCPs if the shader doesn't use themChristoph Bumiller2012-05-291-1/+1
* nvc0/ir: allow 64-bit constant loads on nve4Christoph Bumiller2012-05-292-1/+3
* nvc0/ir: fix texture barrier insertion to prevent WAW hazardsChristoph Bumiller2012-05-296-29/+88
* nvc0/ir: TEX doesn't support JOIN modifier eitherChristoph Bumiller2012-05-291-0/+1
* nv30: Fix generic passing to fragment program in NV34.Roy Spliet2012-05-253-5/+9
* nv30: handle user index buffersChristoph Bumiller2012-05-254-17/+27
* radeon/llvm: Use a custom inserter for MASK_WRITETom Stellard2012-05-254-34/+36
* radeon/llvm: Use tablegen pattern to lower bitconvertTom Stellard2012-05-254-294/+11