summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: emit_dpbb_state packets optimizationSonny Jiang2018-06-072-21/+26
* radeonsi: emit_clip_state packets optimizationSonny Jiang2018-06-072-3/+7
* radeonsi: emit_msaa_sample_locs packets optimizationSonny Jiang2018-06-072-2/+6
* radeonsi: emit_msaa_config packets optimizationSonny Jiang2018-06-072-28/+28
* radeonsi: emit_cb_render_state packets optimizationSonny Jiang2018-06-073-9/+48
* radeonsi: emit_db_render_state packets optimizationSonny Jiang2018-06-075-29/+95
* radeonsi: fix possible truncation on renderer stringTimothy Arceri2018-06-081-1/+1
* v3d: Work around GFXH-1461/GFXH-1689 by using CLEAR_TILE_BUFFERS.Eric Anholt2018-06-061-10/+17
* r300g/swtcl: make pipe_context uploaders use malloc'd memory as beforeMarek Olšák2018-06-051-3/+6
* v3d: Be more explicit about include directory from our generated code.Eric Anholt2018-06-052-1/+4
* virgl: use bits in caps set v2[email protected]2018-06-052-0/+6
* virgl: add shader offset alignment to to v2 caps struct[email protected]2018-06-053-1/+4
* virgl: Always assume that ORIGIN_UPPER_LEFT and PIXEL_CENTER* are supportedGert Wollny2018-06-011-1/+2
* radeonsi: Fix crash on shaders using MSAA image load/storeAlex Smith2018-06-011-1/+7
* v3d: Fix automake linking error.Vinson Lee2018-05-301-1/+3
* virgl: Update virgl_hw.hJakob Bornecrantz2018-05-301-0/+1
* virgl: add ARB_transform_feedback_overflow_query supportDave Airlie2018-05-302-2/+4
* virgl: add polygon offset clampDave Airlie2018-05-301-1/+2
* virgl: add derivative control supportDave Airlie2018-05-301-1/+2
* virgl: add ARB_conditional_render_inverted supportDave Airlie2018-05-301-1/+2
* virgl: update caps bitset to latest version.Dave Airlie2018-05-301-0/+5
* nv30: add a couple of missed shader capsIlia Mirkin2018-05-301-0/+2
* nv30: ensure that displayable formats are marked accordinglyIlia Mirkin2018-05-301-4/+6
* gallium: add PIPE_CAP_GLSL_FEATURE_LEVEL_COMPATIBILITYMarek Olšák2018-05-2916-0/+30
* gallium/winsys: rename DRM_API_HANDLE_* to WINSYS_HANDLE_*Dave Airlie2018-05-308-31/+31
* tegra: Treat resources with modifiers as scanoutThierry Reding2018-05-291-1/+12
* tegra: Fix scanout resources without modifiersThierry Reding2018-05-291-1/+18
* tegra: Remove usage of non-stable UAPIThierry Reding2018-05-291-66/+3
* nv50/ir: Extend ImmediateValue::applyLog2 to 64-bit integersPierre Moreau2018-05-291-1/+10
* gm107/ir: prevent WaW hazards in instruction schedulingRhys Perry2018-05-281-54/+57
* r600: Fix SSG when not all components are writtenGert Wollny2018-05-281-4/+10
* r600: Correct IDIV if DST and SRC use the same temporaryGert Wollny2018-05-281-3/+49
* radeonsi: remove unused variable addr_vecMarek Olšák2018-05-251-1/+1
* radeonsi: fix passing gl_ClipVertex for GS and tessMarek Olšák2018-05-253-4/+8
* radeonsi: fix color inputs/outputs for GS and tessMarek Olšák2018-05-253-20/+34
* radeonsi: fix incorrect parentheses around VS-PS varying eliminationMarek Olšák2018-05-251-2/+2
* swr/rast: Adjusted avx512 primitive assembly for msvc codegenAlok Hota2018-05-251-49/+90
* swr/rast: Moved memory init out of core swr initAlok Hota2018-05-257-7/+86
* swr/rast: Removed superfluous JitManager argument from passesAlok Hota2018-05-256-14/+13
* swr/rast: Renamed MetaData callsAlok Hota2018-05-252-87/+87
* swr/rast: Use metadata to communicate between passesAlok Hota2018-05-251-0/+28
* swr/rast: Check gCoreBuckets/CORE_BUCKETS equal length at compile timeAlok Hota2018-05-251-0/+1
* swr/rast: Added in-place building to SCATTERPSAlok Hota2018-05-251-9/+20
* radeonsi: set DB_EQAA.MAX_ANCHOR_SAMPLES correctlyMarek Olšák2018-05-241-4/+12
* radeonsi: round ps_iter_samples in set_min_samplesMarek Olšák2018-05-242-3/+5
* radeonsi: remove redundant ps_iter_samples clampMarek Olšák2018-05-241-1/+0
* radeonsi: disable primitive binning for all blitter opsMarek Olšák2018-05-243-2/+12
* llvmpipe: improve rasterization discard logicRoland Scheidegger2018-05-2315-89/+118
* v3d: Include v3d_drm.h path.Vinson Lee2018-05-211-0/+1
* virgl: set texture buffer offset alignment to disable ARB_texture_buffer_range.Dave Airlie2018-05-211-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 05:05:29 +0000