Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | svga: reduce MAX_DMA_SIZE to 4MB | Brian Paul | 2011-03-01 | 1 | -1/+1 |
| | |||||
* | i915g: remove extra semicolon | Brian Paul | 2011-03-01 | 1 | -1/+1 |
| | |||||
* | r300g: accelerate resoure_copy_region for rgtc | Marek Olšák | 2011-03-02 | 1 | -1/+2 |
| | |||||
* | r600g: change the cross over point for 2d->1d | Dave Airlie | 2011-03-02 | 1 | -1/+1 |
| | | | | | | | this fixes some rendering in the fbo-generatemipmap-formats test on my rv610. Signed-off-by: Dave Airlie <[email protected]> | ||||
* | i915g: kill relocs accouting | Daniel Vetter | 2011-03-01 | 8 | -30/+20 |
| | | | | | | | No one ever cared. libdrm does dynamic resizing of its reloc-table, anyway. Signed-off-by: Daniel Vetter <[email protected]> | ||||
* | i915g: switch to the exact batch space reservation code | Daniel Vetter | 2011-03-01 | 1 | -18/+5 |
| | | | | Signed-off-by: Daniel Vetter <[email protected]> | ||||
* | i915g: split up hw state emission into small atoms | Daniel Vetter | 2011-03-01 | 2 | -275/+309 |
| | | | | Signed-off-by: Daniel Vetter <[email protected]> | ||||
* | i915g: fix i915_winsys_batchbuffer_write | Daniel Vetter | 2011-03-01 | 1 | -1/+1 |
| | | | | Signed-off-by: Daniel Vetter <[email protected]> | ||||
* | r300g: initialize some r500 PS3 regs | Marek Olšák | 2011-03-01 | 3 | -5/+18 |
| | |||||
* | r300g: document some more DRM 2.8.0 features | Marek Olšák | 2011-03-01 | 1 | -1/+1 |
| | |||||
* | r600g: add NV_conditional_render support. | Dave Airlie | 2011-03-01 | 4 | -1/+37 |
| | | | | | | | | This is reliant on a drm patch that I posted on the list + a version bump. These will appear in drm-next today. Signed-off-by: Dave Airlie <[email protected]> | ||||
* | r600g: start using drm minor version to enable things. | Dave Airlie | 2011-03-01 | 8 | -13/+26 |
| | | | | | | | | | | If the drm minor version is > 9 (i.e. whats in drm-next), we enable s3tc + texture tiling by default now. this changes R600_FORCE_TILING to R600_TILING which can be set to false to disable tiling on working drm. Signed-off-by: Dave Airlie <[email protected]> | ||||
* | r300g: fix RGTC2_SNORM | Marek Olšák | 2011-03-01 | 2 | -1/+4 |
| | | | | ATI engineers have probably chosen those sign bits by a dice roll. | ||||
* | r300g: reorder parts of translate_texformat | Marek Olšák | 2011-03-01 | 1 | -14/+14 |
| | |||||
* | r600g: truncate point sampled texture coordinates | Alex Deucher | 2011-02-28 | 2 | -1/+14 |
| | | | | | | | | | | | | By default the hardware rounds texcoords. However, for point sampled textures, the expected behavior is to truncate. When we have point sampled textures, set the truncate bit in the sampler. Should fix: https://bugs.freedesktop.org/show_bug.cgi?id=25871 Signed-off-by: Alex Deucher <[email protected]> | ||||
* | r300g: fix RGTC1_UNORM and RGTC2_UNORM | Marek Olšák | 2011-03-01 | 2 | -10/+27 |
| | | | | Signs don't work the way I'd like... | ||||
* | softpipe: remove redundant draw_flush() call | Brian Paul | 2011-02-28 | 1 | -2/+0 |
| | | | | We'll flush after the same-shader comparison. | ||||
* | svga: add assertions in svga_shader_type() | Brian Paul | 2011-02-28 | 1 | -2/+5 |
| | |||||
* | r300g: set the correct HiZ clear value | Marek Olšák | 2011-03-01 | 4 | -3/+12 |
| | |||||
* | r300g: update derived state before uploading vertex buffers | Marek Olšák | 2011-03-01 | 1 | -2/+2 |
| | | | | The function may invoke blitter, which invalidates vertex buffers. | ||||
* | r300g: fix printing whether Z compression is enabled | Marek Olšák | 2011-03-01 | 1 | -1/+2 |
| | |||||
* | r300g: disable HiZ permanently if the the depth function is inverted | Marek Olšák | 2011-03-01 | 3 | -73/+94 |
| | | | | | | | Instead of temporarily. The HiZ function (something like a depth function) is a property of a HiZ buffer and can only be changed during HiZ clears. | ||||
* | r300g: fix HiZ memory size computation and deciding when to use HiZ | Marek Olšák | 2011-03-01 | 10 | -258/+148 |
| | | | | | | | I removed the HiZ memory management, because the HiZ RAM is too small and I also did it in hope that HiZ will be enabled more often. This also sets aligned strides to HIZ_PITCH and ZMASK_PITCH. | ||||
* | r600g: add missing evergreen INT_TO_FLT to r600_bc_get_num_operands | Alex Deucher | 2011-02-28 | 1 | -0/+1 |
| | | | | Signed-off-by: Alex Deucher <[email protected]> | ||||
* | r600g: indentation fixes | Jerome Glisse | 2011-02-28 | 6 | -66/+65 |
| | | | | Signed-off-by: Jerome Glisse <[email protected]> | ||||
* | r300g: initialize SC_SCREENDOOR | Marek Olšák | 2011-02-28 | 2 | -2/+3 |
| | |||||
* | r300g: disable hyper-z on rs6xx+ | Marek Olšák | 2011-02-28 | 1 | -6/+0 |
| | | | | It doesn't work. | ||||
* | rgtc: llvmpipe/softpipe refuse RGTC until u_format has support. | Dave Airlie | 2011-02-28 | 2 | -0/+10 |
| | | | | | | So far I haven't implemented the u_format code for these. Signed-off-by: Dave Airlie <[email protected]> | ||||
* | r300g: force swizzles for RGTC | Dave Airlie | 2011-02-28 | 1 | -0/+5 |
| | | | | still can't get signed to work | ||||
* | r600g: implement instanced drawing support | Christian König | 2011-02-28 | 6 | -103/+191 |
| | |||||
* | Revert "r600g: Don't negate result of ABS instruction" | Dave Airlie | 2011-02-28 | 1 | -2/+0 |
| | | | | | | This reverts commit b6d40213935da702570eca2c0861bd4b1d7f5254. This actually breaks gears here on my rv670. | ||||
* | r600g: Process TRUNC with tgis_op2 | Fabian Bieler | 2011-02-28 | 1 | -2/+2 |
| | | | | | | TRUNC is neither a scalar instruction nor exclusive to the Trans unit. Signed-off-by: Dave Airlie <[email protected]> | ||||
* | r600g: Don't negate result of ABS instruction | Fabian Bieler | 2011-02-28 | 1 | -0/+2 |
| | | | | Signed-off-by: Dave Airlie <[email protected]> | ||||
* | i915g: implement cache flushing | Daniel Vetter | 2011-02-27 | 6 | -8/+62 |
| | | | | | | | | | | | With an extremely dumb strategy. But it's the same i915c employs. Also improve the hw_atom code slightly by statically specifying the required batch space. For extremely variably stuff (shaders, constants) it would probably be better to add a new parameter to the hw_atom->validate function. Signed-off-by: Daniel Vetter <[email protected]> | ||||
* | i915g: buffer validation for blitter | Daniel Vetter | 2011-02-27 | 1 | -0/+11 |
| | | | | Signed-off-by: Daniel Vetter <[email protected]> | ||||
* | i915g: buffer validation for render state | Daniel Vetter | 2011-02-27 | 3 | -0/+87 |
| | | | | | | | | Also contains the first few bits for hw state atoms. v2: Implement suggestion by Jakob Bornecrantz. Signed-off-by: Daniel Vetter <[email protected]> | ||||
* | i915g/winsys: buffer validation support | Daniel Vetter | 2011-02-27 | 1 | -0/+12 |
| | | | | | | | v2: Add the batch bo to the libdrm validation lost, for otherwise libdrm won't take previously used buffers into account. Signed-off-by: Daniel Vetter <[email protected]> | ||||
* | i915g: cleanup static state calculation, part 2 | Daniel Vetter | 2011-02-27 | 3 | -48/+48 |
| | | | | | | Now also for the DRAW_RECT command Signed-off-by: Daniel Vetter <[email protected]> | ||||
* | i915g: cleanup static state calculation, part 1 | Daniel Vetter | 2011-02-27 | 3 | -89/+103 |
| | | | | | | | Move it to i915_state_static.c This way i915_emit_state.c only emits state and doesn't (re)calculate it. Signed-off-by: Daniel Vetter <[email protected]> | ||||
* | i915g: make dynamic state emission actually lazy | Daniel Vetter | 2011-02-26 | 1 | -1/+1 |
| | | | | | | Premature semicolon. Signed-off-by: Daniel Vetter <[email protected]> | ||||
* | i915g: Handle null constants properly | Jakob Bornecrantz | 2011-02-26 | 1 | -3/+6 |
| | |||||
* | i915g: fix null deref in draw_rect emission | Daniel Vetter | 2011-02-26 | 1 | -4/+8 |
| | | | | Signed-off-by: Daniel Vetter <[email protected]> | ||||
* | i915g: simplify math in constants emission | Daniel Vetter | 2011-02-26 | 1 | -1/+1 |
| | | | | | | The old code even falls apart for nr == 0 (which is caught earlier, but)! Signed-off-by: Daniel Vetter <[email protected]> | ||||
* | Check for out of memory when creating fence | Alan Hourihane | 2011-02-26 | 1 | -0/+3 |
| | |||||
* | r600g: explicity set sign bits for RGTC | Dave Airlie | 2011-02-25 | 1 | -2/+4 |
| | |||||
* | r600g: bc 4/5 or rgtc textures need to be tiled as well. | Dave Airlie | 2011-02-25 | 2 | -10/+10 |
| | | | | | | Make the s3tc upload code more generic. Signed-off-by: Dave Airlie <[email protected]> | ||||
* | r300g: explicit sign bits on RGTC textures | Dave Airlie | 2011-02-25 | 1 | -2/+4 |
| | |||||
* | nvc0: fix PointCoord enable in FP header | Christoph Bumiller | 2011-02-24 | 1 | -2/+5 |
| | |||||
* | nvc0: change TGSI CMP translation to use slct | Christoph Bumiller | 2011-02-24 | 3 | -8/+15 |
| | | | | Saves us the explicit compare instruction needed with selp. | ||||
* | nvc0: sprite coord enable is per GENERIC, not overall index | Christoph Bumiller | 2011-02-24 | 1 | -5/+3 |
| |