summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/virgl
Commit message (Expand)AuthorAgeFilesLines
* virgl: use virgl_transfer_inline_write even lessGurchetan Singh2019-02-151-1/+1
* virgl: use transfer queueGurchetan Singh2019-02-155-18/+36
* virgl: introduce transfer queueGurchetan Singh2019-02-155-0/+390
* virgl: add encoder functions for new protocolGurchetan Singh2019-02-152-0/+28
* virgl: make winsys modifications for encoded transfersGurchetan Singh2019-02-152-3/+5
* virgl: add extra checks in virgl_res_needs_flush_waitGurchetan Singh2019-02-151-4/+9
* virgl: pass virgl transfer to virgl_res_needs_flush_waitGurchetan Singh2019-02-155-14/+22
* virgl: keep track of number of computationsGurchetan Singh2019-02-152-3/+3
* virgl: limit command length to 16 bitsGurchetan Singh2019-02-152-5/+8
* virgl: use virgl_transfer in inline writeGurchetan Singh2019-02-151-26/+40
* virgl: add protocol for resource transfersGurchetan Singh2019-02-152-0/+12
* virgl: when creating / freeing transfers, pass slab pool directlyGurchetan Singh2019-02-154-14/+14
* virgl: unmap uploader at flush timeGurchetan Singh2019-02-151-2/+3
* virgl: make alignment smaller when uploading index user buffersGurchetan Singh2019-02-151-1/+1
* virgl: track level cleanliness rather than resource cleanlinessGurchetan Singh2019-02-156-14/+20
* virgl: don't mark unclean after a flushGurchetan Singh2019-02-151-1/+0
* virgl: use virgl_resource_dirty helperGurchetan Singh2019-02-156-16/+19
* virgl: add ability to do finer grain dirty trackingGurchetan Singh2019-02-158-13/+15
* gallium: add PIPE_CAP_MAX_VARYINGSKarol Herbst2019-02-071-0/+4
* virgl: ARB_query_buffer_object supportDave Airlie2019-01-317-1/+58
* virgl: enable elapsed time queriesDave Airlie2019-01-311-1/+1
* virgl: Set sRGB write control CAP based on host capabilitiesGert Wollny2019-01-283-0/+13
* virgl: use primconvert provoking vertex properlyDave Airlie2019-01-082-8/+24
* virgl: remove empty fileGurchetan Singh2019-01-031-0/+0
* virgl: don't flush an empty rangeGurchetan Singh2019-01-031-0/+4
* virgl: move resource creation / import / destruction to common codeGurchetan Singh2018-12-194-114/+89
* virgl: move resource metadata into base resourceGurchetan Singh2018-12-194-91/+71
* virgl: modify how we handle GL_MAP_FLUSH_EXPLICIT_BITGurchetan Singh2018-12-194-69/+25
* virgl: make virgl_buffers use resource helpersGurchetan Singh2018-12-192-20/+11
* virgl: make transfer code with PIPE_BUFFER targetsGurchetan Singh2018-12-191-2/+4
* virgl: consolidate transfer codeGurchetan Singh2018-12-195-59/+73
* virgl: store layer_stride in metadataGurchetan Singh2018-12-192-6/+6
* virgl: move vrend_get_tex_image_offset to common codeGurchetan Singh2018-12-193-26/+28
* virgl: move virgl_resource_layout to common codeGurchetan Singh2018-12-193-42/+51
* virgl: move texture metadata to common codeGurchetan Singh2018-12-192-12/+18
* virgl: remove unnessecary codeGurchetan Singh2018-12-191-3/+0
* virgl: texture_transfer_pool --> transfer_poolGurchetan Singh2018-12-196-11/+11
* virgl: work around bad assumptions in virglrendererErik Faye-Lund2018-12-131-1/+32
* virgl: wrap vertex element state in a structErik Faye-Lund2018-12-132-9/+21
* virgl: simplify virgl_hw_set_index_bufferErik Faye-Lund2018-12-131-3/+2
* virgl: simplify virgl_hw_set_vertex_buffersErik Faye-Lund2018-12-131-4/+2
* virgl: force linear texturing supportErik Faye-Lund2018-12-121-2/+3
* virgl: fix const warning on debug flags.Dave Airlie2018-12-042-3/+3
* virgl: don't mark buffers as unclean after a writeGurchetan Singh2018-11-302-1/+10
* virgl: avoid large inline transfersGurchetan Singh2018-11-301-1/+5
* virgl: quadruple command buffer sizeGurchetan Singh2018-11-301-1/+1
* virgl: fix undefined shift to use unsigned.Dave Airlie2018-11-291-1/+1
* virgl: Don't try handling server fences when they are not supportedGert Wollny2018-11-281-2/+4
* virgl: add assert and missing function parameterRobert Foss2018-11-211-1/+4
* virgl: Clean up fences commitRobert Foss2018-11-181-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-12 01:55:05 +0000