summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/virgl
Commit message (Expand)AuthorAgeFilesLines
* virgl: also destroy all read-transfersErik Faye-Lund2019-04-032-2/+4
* virgl: define MAX_VERTEX_STREAMS based on availability of TF3Gert Wollny2019-04-022-1/+3
* virgl: stricter usage of compressed 3d texturesErik Faye-Lund2019-04-021-0/+6
* virgl: do not allow compressed formats for buffersErik Faye-Lund2019-04-021-0/+3
* virgl: Add a caps feature check versionGert Wollny2019-03-293-1/+4
* virgl: Fake MSAA when max samples is 1Alexandros Frantzis2019-03-271-1/+4
* virgl: use uint16_t mask instead of separate booleansGurchetan Singh2019-03-136-31/+23
* virgl: Return an error if we use fp64 on top of GLESElie Tournier2019-03-091-0/+13
* virgl: Set PIPE_CAP_DOUBLES when running on GLES This is a lie but no known a...Elie Tournier2019-03-091-1/+2
* virgl: Add a caps to advertise GLES backendElie Tournier2019-03-091-0/+1
* virgl: remove unused variableErik Faye-Lund2019-03-071-1/+0
* virgl: remove unused variableErik Faye-Lund2019-03-071-1/+0
* virgl: remove unused variableErik Faye-Lund2019-03-071-1/+0
* virgl: remove unused variablesErik Faye-Lund2019-03-071-3/+0
* virgl: Enable mixed color FBO attachemnets only when the host supportsGert Wollny2019-02-222-1/+2
* virgl: use virgl_transfer_inline_write even lessGurchetan Singh2019-02-151-1/+1
* virgl: use transfer queueGurchetan Singh2019-02-155-18/+36
* virgl: introduce transfer queueGurchetan Singh2019-02-155-0/+390
* virgl: add encoder functions for new protocolGurchetan Singh2019-02-152-0/+28
* virgl: make winsys modifications for encoded transfersGurchetan Singh2019-02-152-3/+5
* virgl: add extra checks in virgl_res_needs_flush_waitGurchetan Singh2019-02-151-4/+9
* virgl: pass virgl transfer to virgl_res_needs_flush_waitGurchetan Singh2019-02-155-14/+22
* virgl: keep track of number of computationsGurchetan Singh2019-02-152-3/+3
* virgl: limit command length to 16 bitsGurchetan Singh2019-02-152-5/+8
* virgl: use virgl_transfer in inline writeGurchetan Singh2019-02-151-26/+40
* virgl: add protocol for resource transfersGurchetan Singh2019-02-152-0/+12
* virgl: when creating / freeing transfers, pass slab pool directlyGurchetan Singh2019-02-154-14/+14
* virgl: unmap uploader at flush timeGurchetan Singh2019-02-151-2/+3
* virgl: make alignment smaller when uploading index user buffersGurchetan Singh2019-02-151-1/+1
* virgl: track level cleanliness rather than resource cleanlinessGurchetan Singh2019-02-156-14/+20
* virgl: don't mark unclean after a flushGurchetan Singh2019-02-151-1/+0
* virgl: use virgl_resource_dirty helperGurchetan Singh2019-02-156-16/+19
* virgl: add ability to do finer grain dirty trackingGurchetan Singh2019-02-158-13/+15
* gallium: add PIPE_CAP_MAX_VARYINGSKarol Herbst2019-02-071-0/+4
* virgl: ARB_query_buffer_object supportDave Airlie2019-01-317-1/+58
* virgl: enable elapsed time queriesDave Airlie2019-01-311-1/+1
* virgl: Set sRGB write control CAP based on host capabilitiesGert Wollny2019-01-283-0/+13
* virgl: use primconvert provoking vertex properlyDave Airlie2019-01-082-8/+24
* virgl: remove empty fileGurchetan Singh2019-01-031-0/+0
* virgl: don't flush an empty rangeGurchetan Singh2019-01-031-0/+4
* virgl: move resource creation / import / destruction to common codeGurchetan Singh2018-12-194-114/+89
* virgl: move resource metadata into base resourceGurchetan Singh2018-12-194-91/+71
* virgl: modify how we handle GL_MAP_FLUSH_EXPLICIT_BITGurchetan Singh2018-12-194-69/+25
* virgl: make virgl_buffers use resource helpersGurchetan Singh2018-12-192-20/+11
* virgl: make transfer code with PIPE_BUFFER targetsGurchetan Singh2018-12-191-2/+4
* virgl: consolidate transfer codeGurchetan Singh2018-12-195-59/+73
* virgl: store layer_stride in metadataGurchetan Singh2018-12-192-6/+6
* virgl: move vrend_get_tex_image_offset to common codeGurchetan Singh2018-12-193-26/+28
* virgl: move virgl_resource_layout to common codeGurchetan Singh2018-12-193-42/+51
* virgl: move texture metadata to common codeGurchetan Singh2018-12-192-12/+18