summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/vc4
Commit message (Expand)AuthorAgeFilesLines
* gallium: set pipe_context uploaders in drivers (v3)Marek Olšák2017-02-141-5/+6
* vc4: Enable glSampleMask() even when !rasterizer->multisample.Eric Anholt2017-02-101-2/+1
* vc4: Respect glSampleMask() even when we're not writing color.Eric Anholt2017-02-101-3/+13
* vc4: Use the nir_builder helper for loading sample mask.Eric Anholt2017-02-101-10/+1
* vc4: Use accurate 1/w in coordinate shader as well as vert shader.Eric Anholt2017-02-101-1/+1
* vc4: Drop VS inputs to 8.Eric Anholt2017-02-101-4/+1
* vc4: Avoid emitting small immediates for UBO indirect load address guards.Eric Anholt2017-02-105-4/+20
* gallium: add separate PIPE_CAP_INT64_DIVMODIlia Mirkin2017-02-091-0/+1
* gallium: turn PIPE_SHADER_CAP_DOUBLES into a screen capabilityNicolai Hähnle2017-02-021-1/+1
* vc4: Enable Neon on arm android buildsRob Herring2017-01-311-0/+2
* vc4: fix arm64 build with NeonRob Herring2017-01-311-1/+1
* vc4: Make Neon inline assembly clang compatibleRob Herring2017-01-311-35/+35
* vc4: Coalesce into TLB writes as well as VPM/tex.Eric Anholt2017-01-281-1/+5
* vc4: Avoid an extra temporary and mov in ffloor/ffract/fceil.Eric Anholt2017-01-281-13/+18
* vc4: Flip the switch to run the GLSL compiler optimization loop once.Eric Anholt2017-01-281-1/+1
* gallium: Add integer 64 capabilityDave Airlie2017-01-271-0/+1
* vc4: Use NEON to speed up utile stores on Pi2+.cros-mesa-17.1.0-r2-vanillacros-mesa-17.1.0-r1-vanillachadv/cros-mesa-17.1.0-r2-vanillachadv/cros-mesa-17.1.0-r1-vanillaEric Anholt2017-01-261-5/+50
* vc4: Use NEON to speed up utile loads on Pi2.Eric Anholt2017-01-263-18/+115
* vc4: Move LT tiling code to a separate file.Eric Anholt2017-01-264-80/+122
* vc4: Use unreachable() in an unreachable codepath for tiling.Eric Anholt2017-01-261-4/+2
* gallium: add PIPE_CAP_TGSI_MUL_ZERO_WINSIlia Mirkin2017-01-231-0/+1
* gallium: add PIPE_CAP_TGSI_FS_FBFETCHIlia Mirkin2017-01-161-0/+1
* vc4: Rewrite T image handling based on calling the LT handler.Eric Anholt2017-01-051-34/+75
* vc4: Move the utile_width/height functions to header inlines.Eric Anholt2017-01-052-37/+36
* vc4: Make the load/store utile functions static.Eric Anholt2017-01-052-4/+2
* vc4: Simplify the load/store utile functions.Eric Anholt2017-01-051-10/+22
* vc4: Reuse a list function to simplify bufmgr code.Eric Anholt2017-01-051-11/+2
* vc4: Flush the job early if we're referencing too many BOs.Eric Anholt2017-01-053-0/+16
* gallium: add PIPE_CAP_GLSL_OPTIMIZE_CONSERVATIVELYMarek Olšák2017-01-051-0/+1
* nir: Rename convert_to_ssa lower_regs_to_ssaJason Ekstrand2016-12-291-1/+1
* vc4: Rework scheduling of thread switch to cut one more NOP.Eric Anholt2016-12-291-46/+75
* vc4: Fill thread switching delay slotsJonas Pfeil2016-12-291-7/+38
* vc4: Enable NIR-based loop unrolling.Eric Anholt2016-12-291-0/+5
* treewide: s/comparitor/comparator/Ilia Mirkin2016-12-121-1/+1
* gallium: support for native fence fd'sRob Clark2016-12-011-0/+1
* vc4: Avoid false scheduling dependencies for LOAD_IMMs.Eric Anholt2016-11-302-0/+9
* vc4: Try to schedule QIR instructions between writing to and reading math.Eric Anholt2016-11-301-0/+22
* vc4: Improve interleaving of texture coordinates vs results.Eric Anholt2016-11-301-3/+3
* vc4: Fix stray "." on no-op MUL packs.Eric Anholt2016-11-301-6/+6
* vc4: Allow merging instructions with SF set where the other writes NOP.Eric Anholt2016-11-301-0/+1
* vc4: In a loop break/continue, jump if everyone has taken the path.Eric Anholt2016-11-301-10/+17
* gallium: add PIPE_CAP_TGSI_CAN_READ_OUTPUTSNicolai Hähnle2016-11-301-0/+1
* vc4: Add a note for the future about texture latency calculation.Eric Anholt2016-11-291-0/+20
* vc4: Add support for coalescing ALU ops into tex_[srtb] MOVs.Eric Anholt2016-11-294-29/+37
* vc4: Restructure VPM write optimization into two passes.Eric Anholt2016-11-291-18/+10
* vc4: Make qir_for_each_inst_inorder() safe against removal.Eric Anholt2016-11-291-1/+1
* vc4: Split optimizing VPM writes from VPM reads.Eric Anholt2016-11-295-51/+110
* vc4: Restructure texture insts as ALU ops with tex_[strb] as the dst.Eric Anholt2016-11-299-89/+194
* vc4: Refactor qir_get_op_nsrc(enum qop) to qir_get_nsrc(struct qinst *).Eric Anholt2016-11-2917-36/+34
* vc4: Replace the qinst src[] with a fixed-size array.Eric Anholt2016-11-293-4/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 12:22:52 +0000