summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/vc4
Commit message (Expand)AuthorAgeFilesLines
* vc4: Add a note for the future about texture latency calculation.Eric Anholt2016-11-291-0/+20
* vc4: Add support for coalescing ALU ops into tex_[srtb] MOVs.Eric Anholt2016-11-294-29/+37
* vc4: Restructure VPM write optimization into two passes.Eric Anholt2016-11-291-18/+10
* vc4: Make qir_for_each_inst_inorder() safe against removal.Eric Anholt2016-11-291-1/+1
* vc4: Split optimizing VPM writes from VPM reads.Eric Anholt2016-11-295-51/+110
* vc4: Restructure texture insts as ALU ops with tex_[strb] as the dst.Eric Anholt2016-11-299-89/+194
* vc4: Refactor qir_get_op_nsrc(enum qop) to qir_get_nsrc(struct qinst *).Eric Anholt2016-11-2917-36/+34
* vc4: Replace the qinst src[] with a fixed-size array.Eric Anholt2016-11-293-4/+2
* vc4: Remove qir_inst4().Eric Anholt2016-11-292-25/+0
* vc4: Don't conditionalize the src1 mov of qir_SEL().Eric Anholt2016-11-221-4/+2
* vc4: Re-add R4 to the "any" register class.Eric Anholt2016-11-221-0/+2
* vc4: Disable MSAA rasterization when the job binning is single-sampled.Eric Anholt2016-11-221-2/+13
* vc4: Make sure we don't overflow texture input/output FIFOs when threaded.Eric Anholt2016-11-221-2/+3
* gallium: fix more occurences of u_hash.hMarek Olšák2016-11-221-1/+1
* vc4: Try compiling our FSes in multithreaded mode on new kernels.Eric Anholt2016-11-165-2/+20
* vc4: Add support for ETC1 textures if the kernel is new enough.Eric Anholt2016-11-164-5/+18
* vc4: Fix simulator mode missing-GETPARAM debug info.Eric Anholt2016-11-161-1/+1
* vc4: Fix resource leak in register allocation failure path.Mun Gwan-gyeong2016-11-161-0/+2
* gallium: add PIPE_SHADER_CAP_LOWER_IF_THRESHOLDMarek Olšák2016-11-151-0/+1
* vc4: Add simulator kernel validation for multithreaded fragment shaders.Jonas Pfeil2016-11-123-5/+76
* vc4: Mark threaded FSes as non-singlethread in the CL.Eric Anholt2016-11-123-1/+6
* vc4: Flag the last thread switch in the program as the last.Eric Anholt2016-11-123-0/+34
* vc4: Add THRSW nodes after each tex sample setup in multithreaded mode.Eric Anholt2016-11-122-0/+49
* vc4: Add some spec citations about texture fifo management.Eric Anholt2016-11-121-5/+37
* vc4: Use ra14/rb14 as the spilling registers.Eric Anholt2016-11-122-8/+8
* vc4: Add support for register allocation for threaded shaders.Eric Anholt2016-11-123-20/+85
* vc4: Split register class setup for physical files from accumulators.Eric Anholt2016-11-121-17/+19
* vc4: Use register allocator CLASS_BIT_R0_R3 to clean up CLASS_B.Eric Anholt2016-11-121-4/+4
* vc4: Add support for QPU scheduling of thread switch instructions.Eric Anholt2016-11-121-2/+27
* vc4: Add a thread switch QIR instruction.Eric Anholt2016-11-123-0/+18
* vc4: Add a bit of QPU validation for threaded shaders.Eric Anholt2016-11-121-1/+102
* vc4: Fix register class handling of DDX/DDY arguments.Eric Anholt2016-11-121-1/+1
* vc4: Clamp the shadow comparison value.Eric Anholt2016-11-091-0/+9
* vc4: Don't pair up TLB scoreboard locking instructions early in QPU sched.Eric Anholt2016-11-091-0/+12
* vc4: Print a reg pressure estimate in our reg allocation failure dump.Eric Anholt2016-11-091-0/+5
* vc4: Don't abort when a shader compile fails.Eric Anholt2016-11-096-8/+32
* vc4: Use Newton-Raphson on the 1/W write to fix glmark2 terrain.Eric Anholt2016-11-041-1/+1
* vc4: Make sure that vertex shader texture2D() calls use LOD 0.Eric Anholt2016-11-041-0/+10
* vc4: Add miptree/texture state support for ETC1 compressed textures.Eric Anholt2016-11-035-1/+33
* vc4: Fix use of undefined values since the ralloc zeroing changes.Eric Anholt2016-11-031-6/+11
* ralloc: use rzalloc where it's necessaryMarek Olšák2016-10-312-2/+2
* nir/i965/anv/radv/gallium: make shader info a pointerTimothy Arceri2016-10-262-4/+4
* gallium: add PIPE_CAP_STREAM_OUTPUT_INTERLEAVE_BUFFERSIlia Mirkin2016-10-221-0/+1
* vc4: Avoid making temporaries for assignments to NIR registers.Eric Anholt2016-10-211-35/+79
* vc4: Add a comment with discussion of how simulation works.Eric Anholt2016-10-211-0/+25
* vc4: Move simulator winsys mapping and tracking to the simulator.Eric Anholt2016-10-213-20/+56
* vc4: Move simulator memory management to a u_mm.h heap.Eric Anholt2016-10-215-41/+208
* vc4: Move simulator globals into a struct.Eric Anholt2016-10-212-34/+29
* vc4: Restructure the simulator mode.Eric Anholt2016-10-215-84/+182
* vc4: Fix termination of the initial scan for branch targets.Eric Anholt2016-10-211-11/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 02:00:26 +0000