summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/vc4/vc4_qir.c
Commit message (Expand)AuthorAgeFilesLines
* vc4: Regularize instruction emit macrosEric Anholt2016-07-041-2/+26
* vc4: Optimize out redundant SF updates.Eric Anholt2016-07-041-1/+1
* vc4: Move SF removal to a separate peephole pass.Eric Anholt2016-07-041-0/+1
* vc4: Mark texturing setup instructions as having side effects.Eric Anholt2016-07-041-5/+5
* vc4: Add support for loading immediate values in QIR.Eric Anholt2016-05-061-0/+6
* vc4: Add a small QIR validate pass.Eric Anholt2016-05-061-0/+1
* vc4: Fix the src count on exp2/log2.Eric Anholt2016-05-061-2/+2
* vc4: Reuse QPU disasm's cond flags in QIR.Eric Anholt2016-05-061-14/+5
* vc4: Remove the CSE pass.Eric Anholt2016-05-021-1/+0
* vc4: Move FRAG_X/Y/REV_FLAG to a QFILE like VPM or TLB color writes.Eric Anholt2016-04-081-3/+3
* vc4: Allow TLB Z/color/stencil writes from any ALU operation in QIR.Eric Anholt2016-04-081-8/+34
* vc4: Add a helper function for the construction of qregs.Eric Anholt2016-04-081-5/+3
* vc4: Drop the multi_instruction distinction for QIR instructions.Eric Anholt2016-04-081-13/+5
* vc4: Move discard handling to the condition flag.Eric Anholt2016-03-161-1/+0
* vc4: Don't make a temporary for setting flags.Eric Anholt2016-03-161-1/+2
* vc4: Add a safety check for setting flags.Eric Anholt2016-03-161-0/+3
* vc4: Coalesce instructions using VPM reads into the VPM read.Varad Gautam2016-03-151-1/+1
* vc4: Don't treat conditional MOVs as raw MOV.Eric Anholt2016-02-151-0/+1
* vc4: Replace the SSA-style SEL operators with conditional MOVs.Eric Anholt2016-01-061-31/+15
* vc4: Don't try the SF coalescing unless it's on a def.Eric Anholt2016-01-061-3/+3
* vc4: Fix handling of src packs on in qir_follow_movs().Eric Anholt2015-12-111-2/+8
* vc4: Add support for multisample framebuffer operations.Eric Anholt2015-12-081-0/+1
* vc4: Add support for storing sample mask.Eric Anholt2015-12-041-0/+2
* vc4: Add support for nir_op_uge, using the carry bit on QPU_A_SUB.Eric Anholt2015-11-171-0/+8
* vc4: Rewrite the pack instructions as a MOV with a dst pack flagEric Anholt2015-10-261-6/+4
* vc4: Switch the unpack ops to being unpack flags on a mov.Eric Anholt2015-10-261-41/+4
* vc4: Fix up the test for whether the unpack can be from r4.Eric Anholt2015-10-261-0/+24
* vc4: Don't try to follow MOVs across a pack.Eric Anholt2015-10-261-1/+2
* vc4: If a QIR source has an unpack set, print it.Eric Anholt2015-10-261-0/+1
* vc4: Fix the test for skipping raw MOVs.Eric Anholt2015-10-241-0/+8
* vc4: Add QIR/QPU support for the 8-bit vector instructions.Eric Anholt2015-10-231-0/+10
* vc4: Use Rob's NIR-based user clip lowering.Eric Anholt2015-10-231-1/+0
* vc4: convert from tgsi semantic/index to varying-slotEric Anholt2015-09-161-1/+1
* vc4: Initialize pack field of qreg to 0 in qir_get_tempBoyan Ding2015-09-041-0/+1
* vc4: Fold the 16-bit integer pack into the instructions generating it.Eric Anholt2015-08-211-2/+0
* vc4: Reuse QPU dumping for packing bits in QIR.Eric Anholt2015-08-211-20/+5
* vc4: Make _dest variants of qir ALU helpers to provide an explicit dest.Eric Anholt2015-08-211-1/+1
* vc4: Pack the unorm-packing bits into a src MUL instruction when possible.Eric Anholt2015-08-201-0/+23
* vc4: Add a QIR helper for whether the op is a MUL type.Eric Anholt2015-08-201-0/+12
* vc4: Switch QPU_PACK_SCALED to be two non-SSA instructions.Eric Anholt2015-08-201-1/+2
* vc4: Make the pack-to-unorm instructions be non-SSA.Eric Anholt2015-08-201-5/+5
* vc4: Allow QIR registers to be non-SSA.Eric Anholt2015-08-201-1/+4
* vc4: Make r4-writes implicitly move to a temp, and allocate temps to r4.Eric Anholt2015-08-041-18/+0
* vc4: Convert from simple_list.h to list.hEric Anholt2015-05-291-11/+7
* vc4: Convert to consuming NIR.Eric Anholt2015-04-011-0/+3
* vc4: Add a constant folding pass.Eric Anholt2015-03-301-0/+1
* vc4: Keep an array of pointers to instructions defining the temps around.Eric Anholt2015-02-191-5/+20
* vc4: Move qir_uniform() and the constant-value versions to vc4_qir.c/h.Eric Anholt2015-02-191-0/+33
* vc4: Enforce one-uniform-per-instruction after optimization.Eric Anholt2015-02-191-3/+12
* vc4: Make SF be a flag on the QIR instructions.Eric Anholt2015-02-121-2/+17
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-18 13:52:27 +0000