summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeonsi
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: don't enable scratch just for SGPR spillsMarek Olšák2016-06-081-2/+17
* Revert "radeonsi: allow direct hw MSAA resolve for scanout surfaces"Marek Olšák2016-06-081-0/+1
* radeonsi: re-enable PBO ReadPixels accelerationMarek Olšák2016-06-081-3/+6
* radeonsi: allow MSAA resolving into a texture that has DCC enabledMarek Olšák2016-06-082-4/+23
* radeonsi: allow direct hw MSAA resolve for scanout surfacesMarek Olšák2016-06-081-1/+0
* radeonsi: don't allocate DCC for the temporary MSAA resolve surfaceMarek Olšák2016-06-081-1/+2
* radeonsi: don't enable DCC in the sampler if first_level doesn't have itMarek Olšák2016-06-083-7/+21
* radeonsi: don't flag renderbuffer feedback loop if DCC has just been disabledMarek Olšák2016-06-081-2/+4
* radeonsi: add per-level dcc_enabled flagsMarek Olšák2016-06-083-5/+13
* radeonsi: compute DCC register parameters in si_emit_framebuffer_stateMarek Olšák2016-06-081-10/+12
* radeonsi: enable WQM in PS prolog when neededNicolai Hähnle2016-06-072-0/+10
* radeonsi: keep track of dirty descriptor setsNicolai Hähnle2016-06-072-4/+36
* radeonsi: move si_descriptors into a per-context arrayNicolai Hähnle2016-06-073-83/+166
* radeonsi: pass shader stage to si_disable_shader_imageNicolai Hähnle2016-06-071-4/+8
* radeonsi: access descriptor sets via local variablesNicolai Hähnle2016-06-071-31/+41
* radeonsi: add si_set_rw_buffer to be used for internal descriptorsNicolai Hähnle2016-06-073-14/+15
* radeonsi: pass shader stage to si_set_shader_imageNicolai Hähnle2016-06-071-5/+5
* radeonsi: pass shader stage to si_set_sampler_viewNicolai Hähnle2016-06-071-4/+5
* radeonsi: move descriptor set begin_new_cs handling into a separate functionNicolai Hähnle2016-06-071-21/+15
* radeonsi: move enabled_mask out of si_descriptorsNicolai Hähnle2016-06-074-30/+34
* gallium/radeon: add support for sharing textures with DCC between processesMarek Olšák2016-06-071-1/+34
* gallium/radeon: don't discard DCC if an external user can write to itMarek Olšák2016-06-071-2/+8
* gallium: add PIPE_CAP_TGSI_VOTE for when the VOTE ops are allowedIlia Mirkin2016-06-061-0/+1
* radeonsi: add a performance tweak for 4 SE partsMarek Olšák2016-06-061-0/+11
* radeonsi: simplify PRIMGROUP_SIZE computation for tessellationMarek Olšák2016-06-061-9/+1
* radeonsi: use hw MSAA resolve for non-trivial resolvesMarek Olšák2016-06-061-10/+54
* radeonsi: set descriptor dirty mask on shader buffer unbindNicolai Hähnle2016-06-061-0/+1
* radeonsi: fix images with level > 0Marek Olšák2016-06-051-1/+1
* r600g: fix CP DMA hazard with index buffer fetches (v3)Marek Olšák2016-06-041-1/+1
* gallium/u_suballoc: allow different alignment for each allocationMarek Olšák2016-06-042-2/+2
* radeonsi: mark buffer texture range valid for shader imagesNicolai Hähnle2016-06-031-0/+23
* radeon/winsys: introduce radeon_winsys_cs_chunkNicolai Hähnle2016-06-011-4/+11
* radeonsi/sid: add packet definitions for IB chainingNicolai Hähnle2016-06-012-0/+15
* gallium/radeon: use cs_check_space throughoutNicolai Hähnle2016-06-011-3/+2
* radeonsi: set correct stencil tile mode for texturingMarek Olšák2016-06-011-2/+8
* radeonsi: set some colorbuffer register fields at emit timeMarek Olšák2016-06-011-50/+44
* radeonsi: implement global resetting of texture descriptorsMarek Olšák2016-06-013-6/+57
* radeonsi: move code for setting one shader image into separate functionMarek Olšák2016-06-011-71/+82
* radeonsi: set some image descriptor fields at bind timeMarek Olšák2016-06-014-71/+111
* radeonsi: fix the raster config setup for 1 RB iceland chipsAlex Deucher2016-06-011-1/+4
* radeonsi: Decompress DCC textures in a render feedback loop.Bas Nieuwenhuizen2016-05-314-0/+113
* radeonsi: Add counter to check if a texture is bound to a framebuffer.Bas Nieuwenhuizen2016-05-313-0/+21
* radeonsi: fix CP DMA hazard with index buffer fetchesMarek Olšák2016-05-311-2/+20
* radeonsi: do GL-compliant integer resolvesMarek Olšák2016-05-311-37/+1
* radeonsi: don't flush TC at the end of IBs on DRM >= 3.2.0Marek Olšák2016-05-311-2/+3
* radeonsi: Don't offset OFFCHIP_BUFFERING on pre-VI cards.Bas Nieuwenhuizen2016-05-301-2/+6
* radeonsi: enable OpenGL 4.3Bas Nieuwenhuizen2016-05-271-0/+4
* radeonsi: always reserve output space for tess factorsMarek Olšák2016-05-271-1/+6
* radeonsi: Allow TES distribution between shader engines.Bas Nieuwenhuizen2016-05-264-15/+40
* radeonsi: Process multiple patches per threadgroup.Bas Nieuwenhuizen2016-05-261-15/+35
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 20:57:46 +0000