summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeonsi
Commit message (Expand)AuthorAgeFilesLines
...
* radeonsi/gfx9: flush CB & DB caches with an EOP TS eventMarek Olšák2017-03-301-23/+84
* radeonsi/gfx9: use ACQUIRE_MEMMarek Olšák2017-03-301-6/+17
* radeonsi/gfx9: only use CE RAM for most-used descriptorsMarek Olšák2017-03-302-5/+23
* radeonsi/gfx9: emit FLUSH_DFSM where requiredMarek Olšák2017-03-302-0/+18
* radeonsi/gfx9: emit BREAK_BATCH in emit_framebuffer_stateMarek Olšák2017-03-301-0/+5
* radeonsi/gfx9: fix MIP0_WIDTH & MIP0_HEIGHT for compressed texture blitsMarek Olšák2017-03-302-4/+10
* radeonsi/gfx9: fix textureSize/imageSize for 1D texturesMarek Olšák2017-03-301-25/+32
* radeonsi/gfx9: add a workaround for 1D depth texturesMarek Olšák2017-03-302-23/+73
* radeonsi/gfx9: enable clamping for Z UNORM formats promoted to Z32FMarek Olšák2017-03-301-1/+11
* radeonsi/gfx9: image descriptor changes in mutable fieldsMarek Olšák2017-03-303-23/+73
* radeonsi/gfx9: FMASK image descriptor changesMarek Olšák2017-03-301-21/+48
* radeonsi/gfx9: image descriptor changes in immutable fieldsMarek Olšák2017-03-302-5/+54
* radeonsi/gfx9: DB changesMarek Olšák2017-03-301-91/+171
* radeonsi/gfx9: CB changesMarek Olšák2017-03-301-51/+123
* radeonsi/gfx9: do DCC clears on non-mipmapped textures onlyMarek Olšák2017-03-301-0/+5
* radeonsi/gfx9: update r600_print_texture_infoMarek Olšák2017-03-301-2/+2
* gallium/radeon: move pre-GFX9 radeon_surf.* members to radeon_surf.u.legacy.*Marek Olšák2017-03-306-62/+62
* radeonsi/gfx9: draw changesMarek Olšák2017-03-301-12/+31
* radeonsi/gfx9: pad shader binaries by 128 bytesMarek Olšák2017-03-301-0/+6
* radeonsi/gfx9: trivial shader and ring changesMarek Olšák2017-03-301-5/+15
* radeonsi/gfx9: sampler state changesMarek Olšák2017-03-301-1/+1
* radeonsi/gfx9: add a scissor bug workaroundMarek Olšák2017-03-301-0/+6
* radeonsi/gfx9: rasterizer changesMarek Olšák2017-03-301-2/+4
* radeonsi/gfx9: disable the 2-bit format fetch fixMarek Olšák2017-03-301-2/+6
* radeonsi/gfx9: set NUM_RECORDS correctlyMarek Olšák2017-03-303-3/+3
* radeonsi/gfx9: ELEMENT_SIZE changeMarek Olšák2017-03-302-7/+15
* radeonsi/gfx9: enable ETC2Marek Olšák2017-03-301-1/+2
* radeonsi/gfx9: disable RB+ on Vega10Marek Olšák2017-03-303-15/+27
* radeonsi/gfx9: init_config changesMarek Olšák2017-03-301-6/+32
* radeonsi/gfx9: don't set PA_SC_RASTER_CONFIG*Marek Olšák2017-03-301-15/+19
* radeonsi/gfx9: Gather4 no longer needs the workaroundMarek Olšák2017-03-301-1/+2
* radeonsi/gfx9: CP DMA changesMarek Olšák2017-03-301-10/+30
* radeonsi/gfx9: INDIRECT_BUFFER changeMarek Olšák2017-03-301-1/+1
* radeonsi/gfx9: enable SDMA buffer copying & clearingMarek Olšák2017-03-301-3/+4
* radeonsi/gfx9: handle GFX9 in a few placesMarek Olšák2017-03-304-2/+5
* radeonsi/gfx9: don't read back non-existent SRBM registersMarek Olšák2017-03-301-3/+5
* radeonsi/gfx9: add IB parser supportMarek Olšák2017-03-301-0/+1
* radeonsi/gfx9: add GFX9 and VEGA10 enumsMarek Olšák2017-03-301-1/+3
* amd: GFX9 packet changesMarek Olšák2017-03-301-2/+2
* amd: add texture format definitions for GFX9Marek Olšák2017-03-301-4/+4
* amd: resolve remaining definition conflicts with gfx9d.hMarek Olšák2017-03-302-3/+3
* radeonsi: code shuffling in si_init_depth_surfaceMarek Olšák2017-03-301-54/+32
* si_compute: check NULL return from u_upload_allocJulien Isorce2017-03-281-3/+11
* radeonsi: use DMA for clears with unaligned sizeNicolai Hähnle2017-03-281-19/+27
* radeonsi: CP DMA clear supports unaligned destination addressesNicolai Hähnle2017-03-281-1/+2
* radeonsi: remove the early-out for SDMA in si_clear_bufferNicolai Hähnle2017-03-281-22/+21
* radeonsi: don't crash on compute shader compile failureMarek Olšák2017-03-241-1/+5
* radeonsi: don't hang on shader compile failureMarek Olšák2017-03-241-1/+1
* radeonsi: fix dvec[34] attributes sourced from current attribute stateNicolai Hähnle2017-03-241-3/+4
* gallivm: remove lp_add_attr_dereferenceable in favor of amd/commonMarek Olšák2017-03-221-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 06:27:10 +0000