summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeonsi
Commit message (Expand)AuthorAgeFilesLines
* radv: disable the auto-waitcnt-before-barrier LLVM optionSamuel Pitoiset2018-08-151-0/+1
* radeonsi: enable 1 missing PS_SU perf counter on PolarisMarek Olšák2018-08-141-1/+1
* radeonsi: use radeon_info::nameMarek Olšák2018-08-143-40/+12
* radeonsi: split si_clear_buffer to remove enum si_methodMarek Olšák2018-08-146-53/+60
* radeonsi: replace CP_DMA_USE_L2 with enum si_cache_policyMarek Olšák2018-08-142-26/+41
* radeonsi: declare coher in si_copy_bufferMarek Olšák2018-08-141-8/+7
* radeonsi: make PFP_SYNC_ME an explicit CP DMA flagMarek Olšák2018-08-141-17/+25
* radeonsi: don't use emit_data->args in load_emitMarek Olšák2018-08-141-94/+37
* radeonsi: don't use emit_data->args in store_emitMarek Olšák2018-08-141-92/+71
* radeonsi: don't use emit_data->args in atomic_emitMarek Olšák2018-08-143-36/+47
* radeonsi: don't use emit_data->args in build_interp_intrinsicMarek Olšák2018-08-141-19/+13
* radeonsi: inline atomic_fetch_argsMarek Olšák2018-08-141-74/+51
* radeonsi: inline store_fetch_argsMarek Olšák2018-08-141-61/+42
* radeonsi: inline load_fetch_argsMarek Olšák2018-08-141-39/+28
* radeonsi: merge txq_emit and resq_emitMarek Olšák2018-08-141-48/+45
* radeonsi: inline resq_fetch_argsMarek Olšák2018-08-141-62/+34
* radeonsi: inline txq_fetch_argsMarek Olšák2018-08-141-26/+7
* radeonsi: use get_resinfo directly in lower_gather4_integerMarek Olšák2018-08-141-13/+12
* radeonsi: inline tex_fetch_args into build_tex_intrinsicMarek Olšák2018-08-141-222/+188
* radeonsi: remove fetch_args callbacks for ALU instructionsMarek Olšák2018-08-142-103/+55
* radeonsi: move internal TGSI shaders into si_shaderlib_tgsi.cMarek Olšák2018-08-148-319/+348
* radeonsi: implement EXT_window_rectanglesMarek Olšák2018-08-147-2/+95
* meson: Build with Python 3Mathieu Bridon2018-08-101-1/+1
* radeonsi: set GLC=1 for all write-only shader resourcesMarek Olšák2018-08-071-2/+19
* radeonsi: don't load block dimensions into SGPRs if they are not variableMarek Olšák2018-08-073-7/+7
* radeonsi: cosmetic changesMarek Olšák2018-08-045-6/+5
* amd: remove support for LLVM 5.0Marek Olšák2018-08-033-36/+3
* radeonsi: add new R600_DEBUG test "testclearbufperf"Darren Powell2018-08-028-11/+170
* ac,radeonsi: reduce optimizations for complex compute shaders on older APUs (v2)Marek Olšák2018-08-014-9/+43
* radeonsi: report supported EQAA combinations from is_format_supportedMarek Olšák2018-07-311-16/+20
* radeonsi: use storage_samples instead of color_samples in most placesMarek Olšák2018-07-314-38/+24
* gallium: add storage_sample_count parameter into is_format_supportedMarek Olšák2018-07-312-1/+5
* gallium: add PIPE_CAP_FRAMEBUFFER_MSAA_CONSTRAINTSMarek Olšák2018-07-311-0/+2
* ac: fix typo DSL_SEL -> DST_SELMarek Olšák2018-07-261-2/+2
* radeonsi: update a comment about cache behaviorMarek Olšák2018-07-261-3/+3
* radeonsi: handle SI_FORCE_FAMILY earlyMarek Olšák2018-07-241-2/+1
* radeonsi: fix pk2h breakageMarek Olšák2018-07-231-2/+5
* radeonsi: reduce LDS stalls by 40% for tessellationMarek Olšák2018-07-234-6/+14
* radeonsi: Add debug option to enable LLVM GlobalISel (v2)Tom Stellard2018-07-232-0/+4
* radeonsi/nir: make use of nir_lower_load_const_to_scalar()Timothy Arceri2018-07-231-0/+2
* Android: fix a missing nir_intrinsics.h errorChih-Wei Huang2018-07-211-0/+2
* radeonsi: emit_spi_map packets optimizationSonny Jiang2018-07-204-8/+39
* radeonsi: emit_guardband packets optimizationSonny Jiang2018-07-184-8/+50
* radeonsi: Save CLEAR_STATE initial values for optimizationSonny Jiang2018-07-181-2/+26
* radeonsi: Refuse to accept code with unhandled relocationsJan Vesely2018-07-181-0/+6
* radeonsi: Use signed char for color_interp_vgpr_indexTimothy Pearson2018-07-181-1/+1
* radeonsi: rework RADEON_PRIO flags to be <= 31Marek Olšák2018-07-161-2/+2
* radeonsi: merge DCC/CMASK/HTILE priority flagsMarek Olšák2018-07-163-6/+4
* radeonsi: remove non-GFX BO priority flagsMarek Olšák2018-07-162-8/+2
* radeonsi: add support for Vega20Marek Olšák2018-07-124-1/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 06:54:30 +0000