summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeonsi/si_state.c
Commit message (Expand)AuthorAgeFilesLines
* Revert "radeonsi: don't emit PKT3_CONTEXT_CONTROL on amdgpu"Thong Thai2019-08-291-7/+4
* radeonsi: unbind blend/DSA/rasterizer state correctly in delete functionsMarek Olšák2019-08-271-1/+9
* radeonsi/gfx10: set PA_CL_VS_OUT_CNTL with CONTEXT_REG_RMW to fix edge flagsMarek Olšák2019-08-271-6/+14
* radeonsi/gfx10: don't initialize VGT_INSTANCE_STEP_RATE_0Marek Olšák2019-08-271-1/+2
* ac: add has_msaa_sample_loc_bug to ac_gpu_infoSamuel Pitoiset2019-08-271-2/+2
* ac: add rbplus_allowed to ac_gpu_infoSamuel Pitoiset2019-08-271-3/+3
* ac: add has_rbplus to ac_gpu_infoSamuel Pitoiset2019-08-271-1/+1
* ac: add has_dcc_constant_encode to ac_gpu_infoSamuel Pitoiset2019-08-271-1/+1
* ac: add has_clear_state to ac_gpu_infoSamuel Pitoiset2019-08-271-1/+1
* ac,radv,radeonsi: remove LLVM 7 supportSamuel Pitoiset2019-08-231-8/+1
* radeonsi/gfx10: don't set PA_SC_TILE_STEERING_OVERRIDE if CLEAR_STATE sets itMarek Olšák2019-08-191-2/+5
* radeonsi: don't emit PKT3_CONTEXT_CONTROL on amdgpuMarek Olšák2019-08-191-4/+7
* radeonsi: add support for RenoirMarek Olšák2019-08-141-0/+1
* radeonsi: fix S_028C48_MAX_ALLOC_COUNT valuePierre-Eric Pelloux-Prayer2019-08-071-1/+1
* radeonsi/gfx10: enable all CUs for GS if NGG is never usedMarek Olšák2019-08-061-2/+4
* radeonsi/gfx10: disable LATE_ALLOC_GS on Navi14Marek Olšák2019-08-061-1/+8
* radeonsi/gfx10: implement a bug workaround for GE_PC_ALLOCMarek Olšák2019-08-061-0/+12
* radeonsi: make sure that rasterizer state != NULL and remove all NULL checkingMarek Olšák2019-08-061-14/+9
* radeonsi: make sure that DSA state != NULL and remove all NULL checkingMarek Olšák2019-08-061-7/+5
* radeonsi: make sure that blend state != NULL and remove all NULL checkingMarek Olšák2019-08-061-23/+12
* radeonsi: DCC MSAA blending bug - include logic op, limit to Navi14 and olderMarek Olšák2019-08-061-2/+8
* radeonsi: determine accurately whether logic op is enabledMarek Olšák2019-08-061-3/+5
* radeonsi: adjust RB+ blend optimization settingsMarek Olšák2019-07-301-3/+1
* gallium: switch boolean -> bool at the interface definitionsIlia Mirkin2019-07-221-7/+7
* radeonsi: initialize scissor registers etc. without clear stateMarek Olšák2019-07-191-1/+1
* radeonsi/gfx10: use the new scan converter when binning is disabledMarek Olšák2019-07-091-0/+11
* radeonsi: use BREAK_BATCH instead of FLUSH_DFSM when CB_TARGET_MASK changesMarek Olšák2019-07-091-2/+2
* radeonsi/gfx10: set more registers and fieldsMarek Olšák2019-07-091-0/+12
* radeonsi/gfx10: enable LATE_ALLOC_GSMarek Olšák2019-07-091-6/+23
* radeonsi/gfx10: enable 1D texturesMarek Olšák2019-07-091-1/+1
* radeonsi: update DCC settings from PALMarek Olšák2019-07-091-9/+4
* radeonsi: enable RB+ for pixel shaders with no/non-contiguous color outputsMarek Olšák2019-07-091-1/+14
* radeonsi/gfx10: disable clear stateNicolai Hähnle2019-07-031-4/+0
* radeonsi/gfx10: implement si_shader_vsMarek Olšák2019-07-031-0/+1
* radeonsi/gfx10: cosmetic changesMarek Olšák2019-07-031-9/+9
* radeonsi/gfx10: set cache control registersMarek Olšák2019-07-031-0/+19
* radeonsi/gfx10: export correct PrimitiveID from NGG vertex shadersMarek Olšák2019-07-031-0/+1
* radeonsi/gfx10: set PA_SC_TILE_STEERING_OVERRIDEMarek Olšák2019-07-031-0/+2
* radeonsi/gfx10: add a workaround for stencil HTILE with mipmappingMarek Olšák2019-07-031-5/+6
* radeonsi/gfx10: fix GL_LINE polygon mode for decomposed primitivesMarek Olšák2019-07-031-1/+0
* radeonsi/gfx10: fix intensity formatsMarek Olšák2019-07-031-2/+2
* radeonsi/gfx10: enable the workaround for unaligned vertex fetchNicolai Hähnle2019-07-031-1/+3
* radeonsi/gfx10: apply DCC MSAA blend workaroundNicolai Hähnle2019-07-031-3/+1
* radeonsi/gfx10: implement si_create_sampler_stateNicolai Hähnle2019-07-031-5/+10
* radeonsi/gfx10: mask DCC tile swizzle by alignmentNicolai Hähnle2019-07-031-1/+4
* radeonsi/gfx10: initialize GE_{MAX,MIN}_VTX_INDX/INDX_OFFSETNicolai Hähnle2019-07-031-1/+5
* radeonsi/gfx10: add NGG registers to si_init_configNicolai Hähnle2019-07-031-0/+15
* radeonsi/gfx10: update shader-related fields in si_init_configNicolai Hähnle2019-07-031-7/+17
* radeonsi/gfx10: implement DB registersNicolai Hähnle2019-07-031-9/+46
* radeonsi/gfx10: set CB registersNicolai Hähnle2019-07-031-5/+75
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 17:47:44 +0000