summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeonsi/si_shader.c
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: set no-signed-zeros-fp-mathMarek Olšák2017-02-211-0/+4
* radeonsi: skip TESSINNER/OUTER offchip stores if TES doesn't read themMarek Olšák2017-02-211-15/+74
* radeonsi: skip LDS stores in TCS if there are no LDS output readsMarek Olšák2017-02-211-1/+16
* radeonsi: fix UINT/SINT clamping for 10-bit formats on <= CIKNicolai Hähnle2017-02-211-12/+23
* radeonsi: stop using TGSI_OPCODE_CLAMP by moving it amd/commonMarek Olšák2017-02-181-5/+5
* radeonsi: use SI_MAX_ATTRIBS where it should be usedMarek Olšák2017-02-181-2/+2
* radeonsi: have separate LS and ES main shader parts in the shader selectorMarek Olšák2017-02-181-1/+1
* radeonsi: add a workaround for clamping unaligned RGB 8 & 16-bit vertex loadsMarek Olšák2017-02-181-4/+34
* radeonsi: make fix_fetch an array of uint8_tMarek Olšák2017-02-181-2/+6
* radeonsi: implement legacy GL_DOUBLE vertex formatsMarek Olšák2017-02-141-15/+63
* radeonsi: use common sendmsg emission function.Dave Airlie2017-02-141-26/+6
* radeonsi: align shader binaries to CP DMA alignment for optimal prefetchMarek Olšák2017-02-101-1/+2
* radeonsi: reduce the number of FMASK input coordinatesMarek Olšák2017-02-101-7/+3
* radeonsi: write shader asm annotated with wave info into GPU hang reportsMarek Olšák2017-02-101-2/+1
* radeonsi/ac: move most of emit_ddxy to shared code.Dave Airlie2017-02-031-71/+7
* radeonsi/ac: move get thread id to shared code.Dave Airlie2017-02-031-55/+2
* radeonsi/ac: move tbuffer store and buffer load to shared code.Dave Airlie2017-02-031-185/+40
* radeonsi/ac: move a bunch of load/store related things to common code.Dave Airlie2017-02-031-91/+27
* radeonsi/ac: move frag interp emission code to shared llvm code.Dave Airlie2017-02-021-87/+13
* radeonsi: remove si_shader_context::param_tess_offchipMarek Olšák2017-01-301-3/+3
* various: Fix missing DumpModule with recent LLVM.Bas Nieuwenhuizen2017-01-291-3/+3
* radeonsi: don't declare LDS in TESMarek Olšák2017-01-231-2/+1
* radeonsi: for the tess barrier, only use emit_waitcnt on SI and LLVM 3.9+Marek Olšák2017-01-171-2/+5
* radeonsi: implement GL_FIXED vertex formatMarek Olšák2017-01-161-2/+12
* radeonsi: implement 32-bit SNORM/UNORM/SSCALED/USCALED vertex formatsMarek Olšák2017-01-161-1/+51
* radeonsi: make fix_fetch 64-bitMarek Olšák2017-01-161-2/+2
* radeonsi: replace si_shader_context::soa by bld_baseSamuel Pitoiset2017-01-131-58/+54
* radeonsi: replace ctx->soa.outputs by ctx->outputsSamuel Pitoiset2017-01-131-11/+9
* radeonsi: move si_shader_context::soa::addr to si_shader_contextSamuel Pitoiset2017-01-131-2/+2
* radeonsi: allocate the array of immediates dynamicallySamuel Pitoiset2017-01-131-8/+8
* amd/common: unify cube map coordinate handling between radeonsi and radvNicolai Hähnle2017-01-131-1/+5
* radeonsi: num_records is in units of stride for swizzled buffers even on VINicolai Hähnle2017-01-121-2/+0
* radeonsi: cleanly communicate whether si_shader_dump should check R600_DEBUGMarek Olšák2017-01-091-9/+11
* radeonsi: unduplicate VS color export codeMarek Olšák2017-01-061-9/+2
* radeonsi: clean up more HAVE_LLVM #ifdefsMarek Olšák2017-01-061-8/+11
* radeonsi: shrink each vertex stream to the actually required sizeNicolai Hähnle2016-12-121-10/+18
* radeonsi: use a single descriptor for the GSVS ringNicolai Hähnle2016-12-121-8/+65
* radeonsi: pack GS output components for each vertex stream contiguouslyNicolai Hähnle2016-12-121-3/+8
* radeonsi: do not write non-existent components through the GSVS ringNicolai Hähnle2016-12-121-2/+4
* radeonsi: only write values belonging to the stream when emitting GS vertexNicolai Hähnle2016-12-121-0/+3
* radeonsi: generate an explicit switch instruction over vertex streamsNicolai Hähnle2016-12-121-8/+13
* radeonsi: fetch only outputs of current vertex stream from the GSVS ringNicolai Hähnle2016-12-121-16/+25
* radeonsi: only export from GS copy shader for vertex stream 0Nicolai Hähnle2016-12-121-12/+19
* radeonsi: do not export VS outputs from vertex streams != 0Nicolai Hähnle2016-12-121-0/+6
* radeonsi: pull iteration over vertex streams into GS copy shader logicNicolai Hähnle2016-12-121-25/+37
* radeonsi: group streamout writes by vertex streamNicolai Hähnle2016-12-121-10/+22
* radeonsi: load the streamout buf descriptors closer to their useNicolai Hähnle2016-12-121-14/+11
* radeonsi: extract writing of a single streamout outputNicolai Hähnle2016-12-121-39/+52
* radeonsi: separate the call to si_llvm_emit_streamout from exportsNicolai Hähnle2016-12-121-4/+4
* radeonsi: plumb the output vertex_stream through to si_shader_output_valuesNicolai Hähnle2016-12-121-1/+9
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-16 20:53:00 +0000