summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeon
Commit message (Expand)AuthorAgeFilesLines
* radeon/llvm: Add DAG nodes for MIN instructionsTom Stellard2012-05-176-14/+38
* radeon/llvm: Lower lrp intrinsic during ISelTom Stellard2012-05-173-7/+19
* radeon/llvm: Remove AMDIL MAD instruction defsTom Stellard2012-05-176-7/+14
* radeon/llvm: Remove AMDIL MUL_IEEE* instructionsTom Stellard2012-05-173-7/+3
* radeon/llvm: Expand fsub during ISelTom Stellard2012-05-172-11/+2
* radeon/llvm: Remove AMDIL floating-point ADD instruction defsTom Stellard2012-05-175-8/+9
* radeon/llvm: Remove AMDIL CMOVLOG* instruction defsTom Stellard2012-05-174-26/+6
* radeon/llvm: Move lowering of ABS_i32 to ISelTom Stellard2012-05-174-17/+16
* radeon/llvm: Remove sub patterns from AMDILInstrPatterns.tdTom Stellard2012-05-172-21/+1
* radeon/llvm: Add custom SDNodes for MAXTom Stellard2012-05-1710-10/+108
* radeon/llvm: add support for texture offsets, fix TEX_LDVadim Girlin2012-05-154-10/+51
* radeon/llvm: add SET_GRADIENTS*, fix SAMPLE_GVadim Girlin2012-05-155-4/+96
* radeon/llvm: increase const regs countVadim Girlin2012-05-151-1/+1
* radeon/llvm: use IntrNoMem property for intrinsics where possibleVadim Girlin2012-05-156-95/+158
* radeon/llvm: use correct intrinsic for CEILVadim Girlin2012-05-152-3/+3
* radeon/llvm: improve ABS_i32 loweringVadim Girlin2012-05-151-13/+5
* radeon/llvm: fix BUILD_VECTOR lowering for replicated valueVadim Girlin2012-05-151-0/+2
* radeon/llvm: add names for AMDGPU* passesVadim Girlin2012-05-152-0/+5
* radeon/llvm: add generated files to .gitignoreVadim Girlin2012-05-151-0/+18
* radeonsi: Flesh out shader interpolation related code.Michel Dänzer2012-05-142-0/+21
* radeon/llvm: Coding style fixes for R600CodeEmitter.cppTom Stellard2012-05-141-148/+90
* radeon/llvm: Lower bitcast instructions to copiesTom Stellard2012-05-141-0/+10
* radeon/llvm: More comments and cleanupsTom Stellard2012-05-1122-163/+190
* radeon/llvm: Fix Evergreen/Cayman tablegen predicatesTom Stellard2012-05-111-1/+3
* radeon/llvm: Remove AMDILMCCodeEmitter.cppTom Stellard2012-05-102-158/+0
* radeon/llvm: Remove SILowerShaderInstructions.cppTom Stellard2012-05-104-81/+0
* radeonsi/llvm: Move lowering of RETURN to ConvertToISA passTom Stellard2012-05-102-11/+2
* radeon/llvm: Add some commentsTom Stellard2012-05-1064-422/+393
* radeon/llvm: Move util functions into AMDGPU namespaceTom Stellard2012-05-103-39/+37
* radeon/llvm: Auto-encode RAT_WRITE_CACHELESS_egTom Stellard2012-05-102-17/+0
* radeon/llvm: Delete all instructions that have been custom loweredTom Stellard2012-05-101-4/+1
* radeon/llvm: Remove AMDGPUConstants.pmTom Stellard2012-05-092-45/+23
* radeon/llvm: Don't rely on tablegen for lowering int_AMDGPU_load_constTom Stellard2012-05-095-38/+20
* radeon/llvm: Make sure the LOAD_CONST def uses the isSI predicateTom Stellard2012-05-092-7/+7
* radeon/llvm: Remove AMDILUtilityFunctions.cppTom Stellard2012-05-0813-1041/+399
* radeon/llvm: Remove some unused functions from AMDILInstrInfoTom Stellard2012-05-082-164/+0
* radeon/llvm: Add some comments and fix coding styleTom Stellard2012-05-088-42/+41
* radeon/llvm: Remove the EXPORT_REG instructionTom Stellard2012-05-089-109/+6
* radeon/llvm: Use a custom inserter to lower RESERVE_REGTom Stellard2012-05-089-21/+81
* radeon/llvm: Use a custom inserter to lower STORE_OUTPUTTom Stellard2012-05-084-34/+23
* radeon/llvm: Remove AMDGPULowerShaderInstructions classTom Stellard2012-05-086-86/+4
* radeon/llvm: Use a custom inserter to lower LOAD_INPUTTom Stellard2012-05-084-39/+15
* radeon/llvm: Remove the ReorderPreloadInstructions passTom Stellard2012-05-089-100/+4
* radeon/llvm: Remove old comment from AMDIL.hTom Stellard2012-05-081-5/+0
* radeon/llvm: add suport for cube texturesVadim Girlin2012-05-081-1/+91
* radeon/llvm: add support for CUBE ALU instructionVadim Girlin2012-05-085-21/+63
* radeon/llvm: add support for some ALU instructionsVadim Girlin2012-05-084-13/+293
* radeon/llvm: add missing cases for BREAK/CONTINUEVadim Girlin2012-05-082-0/+3
* radeon/llvm: add support for AHSR/LSHR/LSHL instructionsVadim Girlin2012-05-084-0/+53
* radeon/llvm: add support for TXQ/TXF/DDX/DDY instructionsVadim Girlin2012-05-084-4/+39