summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeon
Commit message (Expand)AuthorAgeFilesLines
* gallium: Add PIPE_CAP_COMPUTE_IMAGES_SUPPORTEDTom Stellard2014-07-251-0/+7
* radeon/llvm: fix formattingGrigori Goronzy2014-07-231-10/+14
* radeon/llvm: enable unsafe math for graphics shadersGrigori Goronzy2014-07-231-0/+5
* r600g/radeonsi: Use write-combined CPU mappings of some BOs in GTTMichel Dänzer2014-07-236-14/+28
* radeonsi/compute: Share COMPUTE_DBG macro with r600gTom Stellard2014-07-211-0/+5
* radeonsi: Read rodata from ELF and append it to the end of shadersTom Stellard2014-07-212-0/+10
* radeonsi: assume LLVM 3.4.2 is always presentMarek Olšák2014-07-181-7/+0
* radeon/llvm: Fix LLVM diagnostic error reportingTom Stellard2014-07-151-7/+4
* gallium/radeon: use PRIX64 instead of PRIu64Christian König2014-07-062-2/+2
* radeon/llvm: Allocate space for kernel metadata operandsAaron Watry2014-07-031-3/+7
* gallium/radeon: Only print a message for LLVM diagnostic errorsTom Stellard2014-07-021-2/+4
* radeon/llvm: Use the llvm.rsq.clamped intrinsic for RSQTom Stellard2014-07-021-1/+1
* gallium: add an index argument to create_queryIlia Mirkin2014-07-011-1/+1
* radeon/llvm: Adapt to AMDGPU.rsq intrinsic change in LLVM 3.5Michel Dänzer2014-06-191-0/+4
* radeon/uvd: disable VC-1 simple/main on UVD 2.xGrigori Goronzy2014-06-181-1/+4
* radeonsi: add sampling of 4:2:2 subsampled texturesGrigori Goronzy2014-06-181-3/+2
* radeon/vce: set number of cpbs based on levelLeo Liu2014-06-182-5/+61
* radeon/vce: implement h264 level supportLeo Liu2014-06-181-1/+1
* r600g/radeonsi: Remove default case from PIPE_COMPUTE_CAP_* switchMichel Dänzer2014-06-161-4/+3
* radeon/compute: Always report at least 1 compute unitTom Stellard2014-06-131-1/+1
* radeon/compute: Implement PIPE_COMPUTE_CAP_MAX_COMPUTE_UNITSBruno Jiménez2014-06-131-0/+7
* r600g,radeonsi: implement PIPE_QUERY_TIMESTAMP_DISJOINTDavid Heidelberger2014-06-101-0/+12
* radeon/vce: implement h264 profile supportLeo Liu2014-06-041-1/+4
* r600g,radeonsi: disable fast clear if render condition is onMarek Olšák2014-06-031-0/+3
* radeonsi: implement SAMPLEPOS fragment shader inputMarek Olšák2014-06-023-0/+28
* radeon: add basic register setup for per-sample shadingMarek Olšák2014-06-022-1/+9
* radeon: split cayman_emit_msaa_state into 2 functionsMarek Olšák2014-06-022-12/+18
* r600g: handle PIPE_QUERY_GPU_FINISHEDChristoph Bumiller2014-06-021-0/+9
* radeon/vce: implement non-referenced framesLeo Liu2014-05-272-3/+5
* gallium/radeon: build only a single common library libradeonEmil Velikov2014-05-151-8/+4
* radeonsi: Fix anisotropic filtering state setupMichel Dänzer2014-05-141-0/+9
* radeon/llvm: add support for non-scalar system valuesMarek Olšák2014-05-101-0/+6
* radeonsi: add support for Mullins asics.Samuel Li2014-05-021-0/+7
* radeon/compute: Implement PIPE_COMPUTE_CAP_MAX_CLOCK_FREQUENCYTom Stellard2014-04-291-0/+7
* r600g: fix for HTILE on R6xxMarek Olšák2014-04-251-0/+6
* r600g: fix MSAA resolve on R6xx when the destination is 1D-tiledMarek Olšák2014-04-251-0/+6
* radeonsi: Added Diag Handler to receive LLVM Error messagesDarren Powell2014-04-171-6/+44
* r600g,radeonsi: share some of gfx flush codeMarek Olšák2014-04-162-0/+49
* r600g,radeonsi: share r600_flush_from_stMarek Olšák2014-04-161-0/+17
* radeonsi: merge si_flush with si_context_flushMarek Olšák2014-04-161-0/+4
* gallium/radeon: create and return a fence in the flush functionMarek Olšák2014-04-166-14/+17
* r600g: remove redundant r600_flush_dma_from_winsysMarek Olšák2014-04-161-8/+1
* winsys/radeon: fold cs_set_flush_callback into cs_createMarek Olšák2014-04-163-5/+5
* r600g/radeonsi: Map transfer staging texture unsynchronized when possibleMichel Dänzer2014-04-161-0/+2
* r600g/radeonsi: Use caching buffer manager for textures as wellMichel Dänzer2014-04-151-1/+1
* radeon/vce: implement B-frame supportChristian König2014-04-112-22/+53
* radeon/vce: add proper CPB backtrackChristian König2014-04-113-23/+123
* vl: add interface for H264 B-frame encodingChristian König2014-04-111-5/+6
* radeon/vce: remove RVCE_NUM_CPB_EXTRA_FRAMESChristian König2014-04-113-4/+2
* radeonsi: allow fast color clear and Hyper-Z with 1D-tiled surfaces on CIKMarek Olšák2014-04-091-5/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 21:27:48 +0000