summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeon
Commit message (Expand)AuthorAgeFilesLines
* radeon/llvm: Add bitconvert patterns for SITom Stellard2012-07-271-0/+6
* radeon/llvm: Add custom lowering for SELECT_CC nodes on SITom Stellard2012-07-272-0/+20
* radeon/llvm: Move conditional pattern leafs to common tablegen fileTom Stellard2012-07-272-41/+41
* radeon/llvm: Implement getSetCCResultType for SITom Stellard2012-07-272-0/+6
* radeon/llvm: Custom lower BR_CC for SITom Stellard2012-07-272-0/+41
* radeon/llvm: Move lowering of BR_CC node to R600ISelLoweringTom Stellard2012-07-274-31/+31
* radeon/llvm: Move lowering of SETCC node to R600ISelLoweringTom Stellard2012-07-274-38/+29
* radeon/llvm: Use correct node type when lowering SETCCTom Stellard2012-07-271-0/+1
* radeon/llvm: Move LowerSELECT_CC into R600ISelLoweringTom Stellard2012-07-274-111/+112
* radeon/llvm: Fix a bug with IF LOGICALNZ with int operandVincent Lejeune2012-07-232-3/+5
* radeon/llvm: Fix CR/LF in AMDILSIDevice.hAndreas Boll2012-07-131-1/+1
* radeon/llvm: Clean up AMDILIntrinsicInfo.cppTom Stellard2012-07-132-84/+5
* radeon/llvm: Coding style fixesTom Stellard2012-07-132-409/+325
* radeon/llvm: Don't use lp_build_swizzle_aos() for swizzlesTom Stellard2012-07-121-8/+13
* radeon/llvm: Use multiclasses for floating point loadsTom Stellard2012-07-117-50/+46
* radeon/llvm: Don't set the IMM bit in SMRD instruction definitions.Tom Stellard2012-07-111-7/+2
* radeon/llvm: Rename namespace from AMDIL to AMDGPUTom Stellard2012-07-0925-360/+361
* radeon/llvm: Enable vec4 loads on R600Tom Stellard2012-06-293-0/+20
* radeon/llvm: Enable floating point stores on R600Tom Stellard2012-06-291-0/+6
* radeon/llvm: Handle floating point loads on R600Tom Stellard2012-06-292-0/+31
* radeon/llvm: Expand UDIV and UREM nodesTom Stellard2012-06-291-4/+3
* radeon/llvm: Emit raw ISA for vertex fetch instructionsTom Stellard2012-06-292-61/+99
* radeon/llvm: Turn on the BitExtract peephole optimizationTom Stellard2012-06-212-5/+32
* radeon/llvm: Lower ROTL to BIT_ALIGNTom Stellard2012-06-216-1/+54
* radeon/llvm: Use the VLIW Scheduler for R600->NITom Stellard2012-06-2112-8/+75
* radeon/llvm: Fix CR/LF in Processors.tdTörök Edwin2012-06-191-17/+17
* radeon/llvm: Fix sin/cos codegen on R700Török Edwin2012-06-191-19/+24
* radeon/llvm: Update comment in AMDGPU.tdTom Stellard2012-06-181-2/+3
* radeon/llvm: Remove unused AMDIL TableGen definitonsTom Stellard2012-06-1818-6140/+26
* radeon/llvm: Eliminate getRegClassFromType() functionTom Stellard2012-06-181-42/+1
* radeon/llvm: Remove deadcode from AMDILISelLowering.cppTom Stellard2012-06-184-1687/+0
* radeonsi: Handle SUB_f32.Thomas Stellard2012-06-122-2/+3
* radeonsi: Only dump shaders with environment variable RADEON_DUMP_SHADERS=1.Michel Dänzer2012-06-121-1/+5
* automake: Globally add stub automake targets to the old Makefiles.Eric Anholt2012-06-111-3/+0
* radeon/llvm: Emulate RECIP_UINT instruction on CaymanTom Stellard2012-06-062-4/+13
* radeon/llvm: Remove some duplicate code in the R600 CodeEmitterTom Stellard2012-06-061-9/+3
* radeon/llvm: Fix MULLO* instructions on CaymanTom Stellard2012-06-064-14/+53
* r600g: Compute support for CaymanTom Stellard2012-06-061-48/+44
* radeon/llvm: Remove obselete hooks for the ConvertToISA passTom Stellard2012-06-066-87/+1
* radeon/llvm: Remove AMDIL MOVE* instructionsTom Stellard2012-06-065-20/+2
* radeon/llvm: Add isMov() to AMDILInstrInfoTom Stellard2012-06-066-11/+34
* radeon/llvm: Remove deadcode from the AMDILISelLowering classTom Stellard2012-06-062-203/+0
* radeon/llvm: Don't lower RETURN to S_ENDPGM on SITom Stellard2012-06-062-1/+4
* radeon/llvm: Remove AMDIL VCREATE* instructionsTom Stellard2012-06-068-97/+12
* radeon/llvm: Remove AMDIL LOADCONST* instructionsTom Stellard2012-06-0613-322/+33
* radeon/llvm: Fix VTX_READ patternsTom Stellard2012-06-013-4/+33
* radeon/llvm: Emit 2 bytes for vertex fetch offsetsTom Stellard2012-06-011-1/+1
* radeon/llvm: Only use indirect (vertex fetch) parameters for kernelsTom Stellard2012-06-011-2/+6
* radeon/llvm: Eliminate CFGStructurizer dependency on AMDIL instructionsTom Stellard2012-06-0111-41/+124
* radeon/llvm: Change prefix on tablegen files to AMDGPUTom Stellard2012-06-0117-50/+50
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 04:09:15 +0000