summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeon
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: add support for Stoney asics (v3)Samuel Li2015-10-232-0/+7
* radeon/uvd: don't expose HEVC on old UVD hw (v3)Alex Deucher2015-10-221-32/+18
* radeonsi: don't use the AMDGPU intrinsic for CMPMarek Olšák2015-10-171-9/+22
* radeonsi: use LRP from gallivmMarek Olšák2015-10-171-2/+0
* radeonsi: don't emit AMDGPU intrinsics for integer abs, min, maxMarek Olšák2015-10-171-10/+50
* radeonsi: don't emit AMDGPU intrinsics for EX2, ROUND, TRUNCMarek Olšák2015-10-171-3/+3
* radeonsi: initialize output, temp, and address registers to "undef"Marek Olšák2015-10-171-4/+15
* gallium/radeon: add separate stencil level dirty flagsMarek Olšák2015-10-031-0/+1
* winsys/amdgpu: add winsys function cs_get_buffer_listMarek Olšák2015-10-031-0/+16
* gallium/radeon: stop using "reloc" in a few placesMarek Olšák2015-10-034-15/+14
* gallium/radeon: tell the winsys the exact resource binding typesMarek Olšák2015-10-036-23/+75
* radeonsi: add an option for debugging VM faultsMarek Olšák2015-10-032-0/+2
* radeon/llvm: Initialize gallivm targets when initializing the AMDGPU target v2Tom Stellard2015-10-021-0/+2
* gallium/radeon: Use call_once() when initailizing LLVM targetsTom Stellard2015-10-021-13/+12
* radeon/vce: fix vui time_scale zero errorLeo Liu2015-09-251-0/+3
* gallium/radeon: remove the percentage symbol from HUD temperatureBenjamin Bellec2015-09-241-1/+1
* gallium/radeon: add a fail path for depth MSAA texture readbackMarek Olšák2015-09-241-0/+5
* gallium/radeon: handle buffer alloc failures in r600_draw_rectangleMarek Olšák2015-09-241-0/+3
* gallium/radeon: handle buffer_map staging buffer failures betterMarek Olšák2015-09-241-4/+3
* gallium/radeon: handle PIPE_TRANSFER_FLUSH_EXPLICITMarek Olšák2015-09-103-22/+44
* gallium/radeon: drop support for LLVM 3.4Marek Olšák2015-09-103-12/+1
* gallium/radeon: remove 'dirty' member from r600_atomGrazvydas Ignotas2015-09-031-2/+1
* winsys/radeon: add a flag telling how gfx IBs should be paddedMarek Olšák2015-09-011-0/+1
* gallium/radeon: rename r600_context_bo_reloc -> radeon_add_to_buffer_listMarek Olšák2015-09-011-6/+16
* gallium/radeon: rename write_*_reg functionsMarek Olšák2015-09-013-37/+37
* radeonsi: avoid redundant CB and DB register updatesMarek Olšák2015-09-012-2/+4
* radeonsi: remove no-op 32-bit maskingMarek Olšák2015-08-291-2/+2
* gallium/radeon: fix the ADDRESS_HI mask for EVENT_WRITE CIK packetsMarek Olšák2015-08-291-8/+8
* gallium/radeon: read_registers should return bool meaning success or failureMarek Olšák2015-08-261-1/+1
* radeon/uvd: remove unused variablesGrazvydas Ignotas2015-08-181-4/+1
* radeon/uvd: implement HEVC supportBoyuan Zhang2015-08-143-17/+298
* radeon/vce: disable VCE dual instance for harvest partLeo Liu2015-08-142-1/+4
* radeon/vce: implement VCE dual instance supportLeo Liu2015-08-143-5/+30
* radeon/video: config encode stacked frame number based on HWLeo Liu2015-08-141-0/+2
* radeon/vce: make reloc offset signedChristian König2015-08-144-6/+6
* radeon/vce: add config task and put task info into encoder v2Leo Liu2015-08-144-33/+47
* radeon/vce: fix VCE fail after rebaseLeo Liu2015-08-141-8/+6
* radeon/vce: add dual pipe support for VILeo Liu2015-08-144-22/+21
* radeon/vce: add new firmware support for VI and CILeo Liu2015-08-141-1/+7
* radeon/vce: implement VCE two pipe supportLeo Liu2015-08-143-0/+26
* radeon/uvd: make 30M as minimum for MPEG4 dpb buffer sizeLeo Liu2015-08-141-0/+2
* radeon/uvd: recalculate dbp buffer sizeLeo Liu2015-08-141-22/+59
* radeon/video: add 4K support for decode/encode parametersLeo Liu2015-08-141-4/+4
* gallium/radeon: add h264 performance HW decoder supportLeo Liu2015-08-142-22/+43
* gallium/radeon: use VM for VCEChristian König2015-08-144-20/+44
* gallium/radeon: use VM for UVDChristian König2015-08-141-2/+14
* radeonsi: add support for FIJI (v4)Alex Deucher2015-08-142-0/+3
* gallium/radeon: enable the GPU load query for amdgpuMarek Olšák2015-08-141-2/+4
* radeonsi: add VI hardware supportMarek Olšák2015-08-142-0/+7
* radeonsi: add VI register definitionsMarek Olšák2015-08-141-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 12:26:30 +0000