summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeon
Commit message (Expand)AuthorAgeFilesLines
* radeon/llvm: Fix lowering of vbuildTom Stellard2012-09-137-93/+19
* radeon/llvm: Support fmul on SITom Stellard2012-09-131-1/+4
* radeon/llvm: Fix operand order of V_CNDMASK in custom inserterTom Stellard2012-09-111-1/+1
* radeon/llvm: Assert if we try to encode an unknown registerTom Stellard2012-09-111-1/+1
* radeon/llvm: Add register encoding for VCCTom Stellard2012-09-111-0/+1
* radeon/llvm: Ignore special registers when calculating reg countTom Stellard2012-09-111-0/+2
* radeonsi: Handle position input parameter for pixel shaders v2Tom Stellard2012-09-112-0/+22
* radeon/llvm: Coding style fixesTom Stellard2012-09-114-31/+31
* radeonsi: Move interpolation mode check into the compilerTom Stellard2012-09-111-1/+12
* radeon/llvm: Add SHADER_TYPE instructionTom Stellard2012-09-118-1/+32
* radeon/llvm: Match fexp2 for SI.Michel Dänzer2012-09-071-1/+3
* radeon/llvm: Add intrinsic for enabling whole quad mode in SI pixel shaders.Michel Dänzer2012-09-064-0/+23
* radeon/llvm: SI shader vector instructions implicitly use the EXEC register.Michel Dänzer2012-09-061-0/+4
* radeon/llvm: Extend SI EXEC register support.Michel Dänzer2012-09-062-2/+7
* radeon/llvm: Remove R600InstrInfo.td from TD_FILESTom Stellard2012-09-061-1/+0
* radeon/llvm: Cleanup makefileTom Stellard2012-09-062-13/+37
* radeon/llvm: Fix operand ordering for V_CNDMASK_B32Tom Stellard2012-09-051-3/+3
* radeon/llvm: Use correct float->int conversion opcode on SI.Tom Stellard2012-09-051-2/+4
* radeon/llvm: Fix lowering of SI_V_CNDLTTom Stellard2012-09-041-3/+3
* radeon/llvm: Fix encoding of V_CNDMASK_B32Tom Stellard2012-09-042-4/+4
* radeon/llvm: do not convert f32 operand of select_cc nodeVincent Lejeune2012-09-041-20/+20
* radeon/llvm: custom lowering for FP_TO_UINT when dst is i1 (bool)Vincent Lejeune2012-09-042-2/+26
* radeon/llvm: support setcc on f32Vincent Lejeune2012-09-041-9/+27
* radon/llvm: br_cc f32 now lowered without castVincent Lejeune2012-09-041-9/+24
* radeon/llvm: swap wrong OPCODE_IS_*_ZERO_* opcode and useVincent Lejeune2012-09-042-4/+4
* radeon/llvm: fix SelectADDR8BitOffsetChristian König2012-09-041-1/+1
* radeon/llvm: Rework how immediate operands are handled with SITom Stellard2012-08-3110-44/+150
* radeon/llvm: Fix typo in assertTom Stellard2012-08-311-1/+1
* radeon/llvm: Fix isEG tablegen predicateTom Stellard2012-08-311-3/+5
* radeon/llvm: Add support for RCP instruction on SITom Stellard2012-08-311-1/+3
* radeon/llvm: Support AMDGPUfmin DAG node on SITom Stellard2012-08-311-1/+3
* radeon/llvm: Fix encoding of FP immediates on SITom Stellard2012-08-291-1/+6
* radeon/llvm: Create a register class for the M0 registerTom Stellard2012-08-295-16/+24
* radeon/llvm: Set the neverHasSideEffects bit on more instructionsTom Stellard2012-08-291-0/+2
* radeon/llvm: Declare the interpolation intrinsics as ReadOnlyTom Stellard2012-08-292-1/+2
* radeon/llvm: Mark M0 as a def when lowering interpolation instructionsTom Stellard2012-08-291-4/+2
* radeon/llvm: Handle TGSI KIL opcode for SI.Michel Dänzer2012-08-283-0/+44
* radeon/llvm: Basic support for SI EXEC register.Michel Dänzer2012-08-283-2/+23
* radeonsi: Use FP16 shader export format when necessary / possible.Michel Dänzer2012-08-272-1/+4
* radeon/llvm: Cleanup R600Instructions.tdTom Stellard2012-08-242-93/+28
* radeon/llvm: Set End of Program bit on RAT instructionsTom Stellard2012-08-233-10/+14
* radeon/llvm: Use correct instruction for moving immediatesTom Stellard2012-08-231-1/+2
* radeon/llvm: Fix some coding style issuesTom Stellard2012-08-2314-82/+135
* radeon/llvm: Pull changes from external version of the backendTom Stellard2012-08-2321-76/+38
* radeon/llvm: Simplify the convert to ISA passTom Stellard2012-08-233-20/+7
* radeon/llvm: Make sure to use the Text section in the AsmPrinterTom Stellard2012-08-231-0/+2
* radeon/llvm: Use the MCCodeEmitter for R600Tom Stellard2012-08-2316-738/+779
* radeon/llvm: Use the MCCodeEmitter for SITom Stellard2012-08-2315-431/+591
* radeon/llvm: Set 64BitPtr feature bit for SITom Stellard2012-08-231-1/+1
* radeon/llvm: Lower RETFLAG DAG Node to S_ENDPGM on SITom Stellard2012-08-233-8/+12
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-01 23:39:03 +0000