summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeon
Commit message (Expand)AuthorAgeFilesLines
* radeon/llvm: fix opcode for RECIP_UINT_r600Vadim Girlin2012-05-251-1/+1
* radeon/llvm/loader: convert hardcoded gpu name to optionVadim Girlin2012-05-251-2/+3
* radeon/llvm: Lower UDIV using the Selection DAGTom Stellard2012-05-248-212/+126
* radeon/llvm: Remove auto-generated AMDIL->ISA conversion codeTom Stellard2012-05-2414-280/+28
* radeon/llvm: Remove AMDIL instructions MULHI, SMULTom Stellard2012-05-243-10/+5
* radeon/llvm: Remove AMDIL bitshift instructions (SHL, SHR, USHR)Tom Stellard2012-05-248-693/+6
* radeon/llvm: Remove AMDIL FTOI and ITOF instructionsTom Stellard2012-05-247-316/+7
* radeon/llvm: Remove AMDIL EXP* instructionsTom Stellard2012-05-245-15/+7
* radeon/llvm: Remove AMDIL ADD instructionsTom Stellard2012-05-246-179/+4
* radeon/llvm: Remove AMDIL binary instrutions (OR, AND, XOR, NOT)Tom Stellard2012-05-248-422/+8
* radeon/llvm: Remove AMDILMachinePeephole passTom Stellard2012-05-244-177/+0
* radeon/llvm: Remove AMDIL CMP instructions and associated lowering codeTom Stellard2012-05-243-661/+22
* radeon/llvm: Remove AMDIL ROUND_NEAREST instructionTom Stellard2012-05-244-6/+6
* radeon/llvm: Remove AMDIL ROUND_POSINF instructionTom Stellard2012-05-244-6/+10
* radeon/llvm: Add custom SDNode for FRACTTom Stellard2012-05-246-6/+10
* radeon/llvm: Use -1 as true value for SET* integer instructionsTom Stellard2012-05-243-32/+28
* radeon/llvm: Handle SETGE_INT, SETGE_UINT, and SETGT_UINT opcodesTom Stellard2012-05-241-0/+6
* radeon/llvm: Avoid error with SI in EmitInstrWithCustomInserter()Tom Stellard2012-05-241-0/+1
* radeon/llvm: Handle selectcc DAG nodeTom Stellard2012-05-207-54/+350
* radeon/llvm: Fix segfault while lowering lrp intrinsicTom Stellard2012-05-171-2/+3
* radeon/llvm: Add DAG nodes for MIN instructionsTom Stellard2012-05-176-14/+38
* radeon/llvm: Lower lrp intrinsic during ISelTom Stellard2012-05-173-7/+19
* radeon/llvm: Remove AMDIL MAD instruction defsTom Stellard2012-05-176-7/+14
* radeon/llvm: Remove AMDIL MUL_IEEE* instructionsTom Stellard2012-05-173-7/+3
* radeon/llvm: Expand fsub during ISelTom Stellard2012-05-172-11/+2
* radeon/llvm: Remove AMDIL floating-point ADD instruction defsTom Stellard2012-05-175-8/+9
* radeon/llvm: Remove AMDIL CMOVLOG* instruction defsTom Stellard2012-05-174-26/+6
* radeon/llvm: Move lowering of ABS_i32 to ISelTom Stellard2012-05-174-17/+16
* radeon/llvm: Remove sub patterns from AMDILInstrPatterns.tdTom Stellard2012-05-172-21/+1
* radeon/llvm: Add custom SDNodes for MAXTom Stellard2012-05-1710-10/+108
* radeon/llvm: add support for texture offsets, fix TEX_LDVadim Girlin2012-05-154-10/+51
* radeon/llvm: add SET_GRADIENTS*, fix SAMPLE_GVadim Girlin2012-05-155-4/+96
* radeon/llvm: increase const regs countVadim Girlin2012-05-151-1/+1
* radeon/llvm: use IntrNoMem property for intrinsics where possibleVadim Girlin2012-05-156-95/+158
* radeon/llvm: use correct intrinsic for CEILVadim Girlin2012-05-152-3/+3
* radeon/llvm: improve ABS_i32 loweringVadim Girlin2012-05-151-13/+5
* radeon/llvm: fix BUILD_VECTOR lowering for replicated valueVadim Girlin2012-05-151-0/+2
* radeon/llvm: add names for AMDGPU* passesVadim Girlin2012-05-152-0/+5
* radeon/llvm: add generated files to .gitignoreVadim Girlin2012-05-151-0/+18
* radeonsi: Flesh out shader interpolation related code.Michel Dänzer2012-05-142-0/+21
* radeon/llvm: Coding style fixes for R600CodeEmitter.cppTom Stellard2012-05-141-148/+90
* radeon/llvm: Lower bitcast instructions to copiesTom Stellard2012-05-141-0/+10
* radeon/llvm: More comments and cleanupsTom Stellard2012-05-1122-163/+190
* radeon/llvm: Fix Evergreen/Cayman tablegen predicatesTom Stellard2012-05-111-1/+3
* radeon/llvm: Remove AMDILMCCodeEmitter.cppTom Stellard2012-05-102-158/+0
* radeon/llvm: Remove SILowerShaderInstructions.cppTom Stellard2012-05-104-81/+0
* radeonsi/llvm: Move lowering of RETURN to ConvertToISA passTom Stellard2012-05-102-11/+2
* radeon/llvm: Add some commentsTom Stellard2012-05-1064-422/+393
* radeon/llvm: Move util functions into AMDGPU namespaceTom Stellard2012-05-103-39/+37
* radeon/llvm: Auto-encode RAT_WRITE_CACHELESS_egTom Stellard2012-05-102-17/+0