index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
gallium
/
drivers
/
radeon
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
radeon/llvm: Match AMDGPUfract on SI.
Michel Dänzer
2012-09-17
1
-1
/
+3
*
radeon/llvm: Match int_AMDGPU_floor for SI.
Michel Dänzer
2012-09-17
1
-1
/
+3
*
radeon/llvm: Match vector logical operations on SI.
Michel Dänzer
2012-09-17
1
-3
/
+9
*
radeon/llvm: Support frint on SI
Christian König
2012-09-14
1
-1
/
+3
*
radeon/llvm: Fix lowering of vbuild
Tom Stellard
2012-09-13
7
-93
/
+19
*
radeon/llvm: Support fmul on SI
Tom Stellard
2012-09-13
1
-1
/
+4
*
radeon/llvm: Fix operand order of V_CNDMASK in custom inserter
Tom Stellard
2012-09-11
1
-1
/
+1
*
radeon/llvm: Assert if we try to encode an unknown register
Tom Stellard
2012-09-11
1
-1
/
+1
*
radeon/llvm: Add register encoding for VCC
Tom Stellard
2012-09-11
1
-0
/
+1
*
radeon/llvm: Ignore special registers when calculating reg count
Tom Stellard
2012-09-11
1
-0
/
+2
*
radeonsi: Handle position input parameter for pixel shaders v2
Tom Stellard
2012-09-11
2
-0
/
+22
*
radeon/llvm: Coding style fixes
Tom Stellard
2012-09-11
4
-31
/
+31
*
radeonsi: Move interpolation mode check into the compiler
Tom Stellard
2012-09-11
1
-1
/
+12
*
radeon/llvm: Add SHADER_TYPE instruction
Tom Stellard
2012-09-11
8
-1
/
+32
*
radeon/llvm: Match fexp2 for SI.
Michel Dänzer
2012-09-07
1
-1
/
+3
*
radeon/llvm: Add intrinsic for enabling whole quad mode in SI pixel shaders.
Michel Dänzer
2012-09-06
4
-0
/
+23
*
radeon/llvm: SI shader vector instructions implicitly use the EXEC register.
Michel Dänzer
2012-09-06
1
-0
/
+4
*
radeon/llvm: Extend SI EXEC register support.
Michel Dänzer
2012-09-06
2
-2
/
+7
*
radeon/llvm: Remove R600InstrInfo.td from TD_FILES
Tom Stellard
2012-09-06
1
-1
/
+0
*
radeon/llvm: Cleanup makefile
Tom Stellard
2012-09-06
2
-13
/
+37
*
radeon/llvm: Fix operand ordering for V_CNDMASK_B32
Tom Stellard
2012-09-05
1
-3
/
+3
*
radeon/llvm: Use correct float->int conversion opcode on SI.
Tom Stellard
2012-09-05
1
-2
/
+4
*
radeon/llvm: Fix lowering of SI_V_CNDLT
Tom Stellard
2012-09-04
1
-3
/
+3
*
radeon/llvm: Fix encoding of V_CNDMASK_B32
Tom Stellard
2012-09-04
2
-4
/
+4
*
radeon/llvm: do not convert f32 operand of select_cc node
Vincent Lejeune
2012-09-04
1
-20
/
+20
*
radeon/llvm: custom lowering for FP_TO_UINT when dst is i1 (bool)
Vincent Lejeune
2012-09-04
2
-2
/
+26
*
radeon/llvm: support setcc on f32
Vincent Lejeune
2012-09-04
1
-9
/
+27
*
radon/llvm: br_cc f32 now lowered without cast
Vincent Lejeune
2012-09-04
1
-9
/
+24
*
radeon/llvm: swap wrong OPCODE_IS_*_ZERO_* opcode and use
Vincent Lejeune
2012-09-04
2
-4
/
+4
*
radeon/llvm: fix SelectADDR8BitOffset
Christian König
2012-09-04
1
-1
/
+1
*
radeon/llvm: Rework how immediate operands are handled with SI
Tom Stellard
2012-08-31
10
-44
/
+150
*
radeon/llvm: Fix typo in assert
Tom Stellard
2012-08-31
1
-1
/
+1
*
radeon/llvm: Fix isEG tablegen predicate
Tom Stellard
2012-08-31
1
-3
/
+5
*
radeon/llvm: Add support for RCP instruction on SI
Tom Stellard
2012-08-31
1
-1
/
+3
*
radeon/llvm: Support AMDGPUfmin DAG node on SI
Tom Stellard
2012-08-31
1
-1
/
+3
*
radeon/llvm: Fix encoding of FP immediates on SI
Tom Stellard
2012-08-29
1
-1
/
+6
*
radeon/llvm: Create a register class for the M0 register
Tom Stellard
2012-08-29
5
-16
/
+24
*
radeon/llvm: Set the neverHasSideEffects bit on more instructions
Tom Stellard
2012-08-29
1
-0
/
+2
*
radeon/llvm: Declare the interpolation intrinsics as ReadOnly
Tom Stellard
2012-08-29
2
-1
/
+2
*
radeon/llvm: Mark M0 as a def when lowering interpolation instructions
Tom Stellard
2012-08-29
1
-4
/
+2
*
radeon/llvm: Handle TGSI KIL opcode for SI.
Michel Dänzer
2012-08-28
3
-0
/
+44
*
radeon/llvm: Basic support for SI EXEC register.
Michel Dänzer
2012-08-28
3
-2
/
+23
*
radeonsi: Use FP16 shader export format when necessary / possible.
Michel Dänzer
2012-08-27
2
-1
/
+4
*
radeon/llvm: Cleanup R600Instructions.td
Tom Stellard
2012-08-24
2
-93
/
+28
*
radeon/llvm: Set End of Program bit on RAT instructions
Tom Stellard
2012-08-23
3
-10
/
+14
*
radeon/llvm: Use correct instruction for moving immediates
Tom Stellard
2012-08-23
1
-1
/
+2
*
radeon/llvm: Fix some coding style issues
Tom Stellard
2012-08-23
14
-82
/
+135
*
radeon/llvm: Pull changes from external version of the backend
Tom Stellard
2012-08-23
21
-76
/
+38
*
radeon/llvm: Simplify the convert to ISA pass
Tom Stellard
2012-08-23
3
-20
/
+7
*
radeon/llvm: Make sure to use the Text section in the AsmPrinter
Tom Stellard
2012-08-23
1
-0
/
+2
[prev]
[next]