summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeon/SIISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* radeon/llvm: Inital flow control support for SITom Stellard2012-09-171-1/+1
* radeon/llvm: Fix operand order of V_CNDMASK in custom inserterTom Stellard2012-09-111-1/+1
* radeon/llvm: Add SHADER_TYPE instructionTom Stellard2012-09-111-0/+6
* radeon/llvm: Add intrinsic for enabling whole quad mode in SI pixel shaders.Michel Dänzer2012-09-061-0/+13
* radeon/llvm: Fix lowering of SI_V_CNDLTTom Stellard2012-09-041-3/+3
* radeon/llvm: Fix encoding of V_CNDMASK_B32Tom Stellard2012-09-041-2/+2
* radeon/llvm: Create a register class for the M0 registerTom Stellard2012-08-291-7/+13
* radeon/llvm: Mark M0 as a def when lowering interpolation instructionsTom Stellard2012-08-291-4/+2
* radeon/llvm: Handle TGSI KIL opcode for SI.Michel Dänzer2012-08-281-0/+35
* radeon/llvm: Lower loads from USE_SGPR adddress space during DAG loweringTom Stellard2012-08-151-20/+49
* radeon/llvm: Add live-in registers during DAG loweringTom Stellard2012-08-151-4/+16
* radeon/llvm: Add support for fneg on SITom Stellard2012-08-021-0/+15
* radeon/llvm: Merge AMDILTargetLowering class into AMDGPUTargetLoweringTom Stellard2012-07-301-1/+3
* radeon/llvm: Fix VOPC and V_CNDMASK encodingTom Stellard2012-07-271-1/+3
* radeon/llvm: Add SI DAG optimizations for setcc, select_ccTom Stellard2012-07-271-0/+53
* radeon/llvm: Add special nodes for SALU operations on VCCTom Stellard2012-07-271-0/+37
* radeon/llvm: Add i1 registers for SI.Tom Stellard2012-07-271-0/+2
* radeon/llvm: Add custom lowering for SELECT_CC nodes on SITom Stellard2012-07-271-0/+19
* radeon/llvm: Implement getSetCCResultType for SITom Stellard2012-07-271-0/+5
* radeon/llvm: Custom lower BR_CC for SITom Stellard2012-07-271-0/+37
* radeon/llvm: Rename namespace from AMDIL to AMDGPUTom Stellard2012-07-091-29/+29
* radeon/llvm: Remove deadcode from AMDILISelLowering.cppTom Stellard2012-06-181-3/+0
* radeon/llvm: Update and fix some commentsTom Stellard2012-05-291-5/+5
* radeonsi: Remove use.sgpr* intrinsics, use load instructions insteadTom Stellard2012-05-291-0/+3
* radeonsi: Handle TGSI CONST registersTom Stellard2012-05-291-0/+11
* radeon/llvm: Use a custom inserter to lower CLAMPTom Stellard2012-05-251-0/+15
* radeon/llvm: Use a custom inserter to lower FABSTom Stellard2012-05-251-0/+16
* radeon/llvm: Avoid error with SI in EmitInstrWithCustomInserter()Tom Stellard2012-05-241-0/+1
* radeon/llvm: More comments and cleanupsTom Stellard2012-05-111-2/+2
* radeon/llvm: Add some commentsTom Stellard2012-05-101-2/+3
* radeonsi: initial WIP SI codeTom Stellard2012-04-131-0/+151