summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeon/R600Instructions.td
Commit message (Expand)AuthorAgeFilesLines
* radeon/llvm: Enable vec4 loads on R600Tom Stellard2012-06-291-0/+16
* radeon/llvm: Enable floating point stores on R600Tom Stellard2012-06-291-0/+6
* radeon/llvm: Emit raw ISA for vertex fetch instructionsTom Stellard2012-06-291-8/+94
* radeon/llvm: Turn on the BitExtract peephole optimizationTom Stellard2012-06-211-0/+21
* radeon/llvm: Lower ROTL to BIT_ALIGNTom Stellard2012-06-211-0/+7
* radeon/llvm: Fix sin/cos codegen on R700Török Edwin2012-06-191-19/+24
* radeon/llvm: Emulate RECIP_UINT instruction on CaymanTom Stellard2012-06-061-4/+11
* radeon/llvm: Fix MULLO* instructions on CaymanTom Stellard2012-06-061-7/+30
* r600g: Compute support for CaymanTom Stellard2012-06-061-48/+44
* radeon/llvm: Remove AMDIL VCREATE* instructionsTom Stellard2012-06-061-0/+3
* radeon/llvm: Remove AMDIL LOADCONST* instructionsTom Stellard2012-06-061-1/+20
* radeon/llvm: Fix VTX_READ patternsTom Stellard2012-06-011-3/+3
* radeon/llvm: Remove AMDIL GLOBALSTORE* instructionsTom Stellard2012-06-011-8/+13
* radeon/llvm: Remove AMDIL GLOBALLOAD* instructionsTom Stellard2012-06-011-95/+17
* radeon/llvm: Use a custom inserter for MASK_WRITETom Stellard2012-05-251-10/+22
* radeon/llvm: Use tablegen pattern to lower bitconvertTom Stellard2012-05-251-0/+5
* radeon/llvm: Use a custom inserter to lower FNEGTom Stellard2012-05-251-0/+1
* radeon/llvm: Use a custom inserter to lower CLAMPTom Stellard2012-05-251-10/+1
* radeon/llvm: Use a custom inserter to lower FABSTom Stellard2012-05-251-1/+1
* radeon/llvm: add FLT_TO_UINT, UINT_TO_FLT instructionsVadim Girlin2012-05-251-0/+20
* radeon/llvm: prepare to revert the round mode state to defaultVadim Girlin2012-05-251-2/+9
* radeon/llvm: fix opcode for RECIP_UINT_r600Vadim Girlin2012-05-251-1/+1
* radeon/llvm: Lower UDIV using the Selection DAGTom Stellard2012-05-241-3/+3
* radeon/llvm: Remove auto-generated AMDIL->ISA conversion codeTom Stellard2012-05-241-44/+6
* radeon/llvm: Remove AMDIL instructions MULHI, SMULTom Stellard2012-05-241-6/+4
* radeon/llvm: Remove AMDIL bitshift instructions (SHL, SHR, USHR)Tom Stellard2012-05-241-9/+6
* radeon/llvm: Remove AMDIL FTOI and ITOF instructionsTom Stellard2012-05-241-6/+6
* radeon/llvm: Remove AMDIL EXP* instructionsTom Stellard2012-05-241-3/+2
* radeon/llvm: Remove AMDIL ADD instructionsTom Stellard2012-05-241-3/+2
* radeon/llvm: Remove AMDIL binary instrutions (OR, AND, XOR, NOT)Tom Stellard2012-05-241-10/+7
* radeon/llvm: Remove AMDIL ROUND_NEAREST instructionTom Stellard2012-05-241-3/+2
* radeon/llvm: Remove AMDIL ROUND_POSINF instructionTom Stellard2012-05-241-3/+2
* radeon/llvm: Add custom SDNode for FRACTTom Stellard2012-05-241-3/+2
* radeon/llvm: Use -1 as true value for SET* integer instructionsTom Stellard2012-05-241-10/+10
* radeon/llvm: Handle selectcc DAG nodeTom Stellard2012-05-201-26/+156
* radeon/llvm: Add DAG nodes for MIN instructionsTom Stellard2012-05-171-7/+7
* radeon/llvm: Lower lrp intrinsic during ISelTom Stellard2012-05-171-7/+0
* radeon/llvm: Remove AMDIL MAD instruction defsTom Stellard2012-05-171-3/+3
* radeon/llvm: Remove AMDIL MUL_IEEE* instructionsTom Stellard2012-05-171-3/+2
* radeon/llvm: Remove AMDIL floating-point ADD instruction defsTom Stellard2012-05-171-3/+3
* radeon/llvm: Remove AMDIL CMOVLOG* instruction defsTom Stellard2012-05-171-4/+5
* radeon/llvm: Remove sub patterns from AMDILInstrPatterns.tdTom Stellard2012-05-171-1/+1
* radeon/llvm: Add custom SDNodes for MAXTom Stellard2012-05-171-5/+4
* radeon/llvm: add support for texture offsets, fix TEX_LDVadim Girlin2012-05-151-2/+5
* radeon/llvm: add SET_GRADIENTS*, fix SAMPLE_GVadim Girlin2012-05-151-2/+26
* radeon/llvm: use correct intrinsic for CEILVadim Girlin2012-05-151-2/+2
* radeon/llvm: Fix Evergreen/Cayman tablegen predicatesTom Stellard2012-05-111-1/+3
* radeon/llvm: Add some commentsTom Stellard2012-05-101-2/+2
* radeon/llvm: Auto-encode RAT_WRITE_CACHELESS_egTom Stellard2012-05-101-12/+0
* radeon/llvm: Don't rely on tablegen for lowering int_AMDGPU_load_constTom Stellard2012-05-091-3/+7
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 08:35:15 +0000