summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeon/AMDGPUISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* radeon/llvm: Remove lowering code for unsupported featuresTom Stellard2012-07-301-0/+35
* radeon/llvm: Move LowerSELECT_CC into R600ISelLoweringTom Stellard2012-07-271-110/+0
* radeon/llvm: Use multiclasses for floating point loadsTom Stellard2012-07-111-34/+0
* radeon/llvm: Enable vec4 loads on R600Tom Stellard2012-06-291-0/+3
* radeon/llvm: Handle floating point loads on R600Tom Stellard2012-06-291-0/+30
* radeon/llvm: Expand UDIV and UREM nodesTom Stellard2012-06-291-4/+3
* radeon/llvm: Use a custom inserter to lower FABSTom Stellard2012-05-251-0/+2
* radeon/llvm: Lower UDIV using the Selection DAGTom Stellard2012-05-241-0/+115
* radeon/llvm: Remove AMDIL EXP* instructionsTom Stellard2012-05-241-0/+3
* radeon/llvm: Remove AMDIL ROUND_NEAREST instructionTom Stellard2012-05-241-0/+3
* radeon/llvm: Remove AMDIL ROUND_POSINF instructionTom Stellard2012-05-241-0/+7
* radeon/llvm: Add custom SDNode for FRACTTom Stellard2012-05-241-0/+3
* radeon/llvm: Use -1 as true value for SET* integer instructionsTom Stellard2012-05-241-20/+16
* radeon/llvm: Handle selectcc DAG nodeTom Stellard2012-05-201-0/+141
* radeon/llvm: Fix segfault while lowering lrp intrinsicTom Stellard2012-05-171-2/+3
* radeon/llvm: Add DAG nodes for MIN instructionsTom Stellard2012-05-171-0/+12
* radeon/llvm: Lower lrp intrinsic during ISelTom Stellard2012-05-171-0/+18
* radeon/llvm: Remove AMDIL MAD instruction defsTom Stellard2012-05-171-0/+3
* radeon/llvm: Move lowering of ABS_i32 to ISelTom Stellard2012-05-171-0/+15
* radeon/llvm: Add custom SDNodes for MAXTom Stellard2012-05-171-0/+45
* radeon/llvm: More comments and cleanupsTom Stellard2012-05-111-2/+2
* radeon/llvm: Add some comments and fix coding styleTom Stellard2012-05-081-2/+2
* radeonsi: initial WIP SI codeTom Stellard2012-04-131-0/+31
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 17:59:05 +0000