summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeon/AMDGPUGenInstrEnums.pl
Commit message (Expand)AuthorAgeFilesLines
* radeon/llvm: Remove AMDIL instructions MULHI, SMULTom Stellard2012-05-241-1/+1
* radeon/llvm: Remove AMDIL bitshift instructions (SHL, SHR, USHR)Tom Stellard2012-05-241-7/+0
* radeon/llvm: Remove AMDIL FTOI and ITOF instructionsTom Stellard2012-05-241-1/+1
* radeon/llvm: Remove AMDIL EXP* instructionsTom Stellard2012-05-241-9/+2
* radeon/llvm: Remove AMDIL ADD instructionsTom Stellard2012-05-241-2/+1
* radeon/llvm: Remove AMDIL binary instrutions (OR, AND, XOR, NOT)Tom Stellard2012-05-241-2/+1
* radeon/llvm: Remove AMDIL ROUND_NEAREST instructionTom Stellard2012-05-241-1/+1
* radeon/llvm: Remove AMDIL ROUND_POSINF instructionTom Stellard2012-05-241-1/+1
* radeon/llvm: Add custom SDNode for FRACTTom Stellard2012-05-241-2/+1
* radeon/llvm: Add DAG nodes for MIN instructionsTom Stellard2012-05-171-1/+1
* radeon/llvm: Remove AMDIL MAD instruction defsTom Stellard2012-05-171-1/+0
* radeon/llvm: Remove AMDIL MUL_IEEE* instructionsTom Stellard2012-05-171-1/+1
* radeon/llvm: Remove AMDIL floating-point ADD instruction defsTom Stellard2012-05-171-2/+1
* radeon/llvm: Remove AMDIL CMOVLOG* instruction defsTom Stellard2012-05-171-1/+1
* radeon/llvm: Add custom SDNodes for MAXTom Stellard2012-05-171-2/+1
* radeon/llvm: Add some commentsTom Stellard2012-05-101-4/+21
* radeon/llvm: add support for some ALU instructionsVadim Girlin2012-05-081-1/+1
* radeonsi: initial WIP SI codeTom Stellard2012-04-131-0/+126