summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/r600
Commit message (Expand)AuthorAgeFilesLines
* gallium: add PIPE_CAP_BINDLESS_TEXTURESamuel Pitoiset2017-06-141-0/+1
* r600g: set pipe_context::priv = NULLMarek Olšák2017-06-121-1/+2
* r600/eg: distribute egd_tables.py in the dist fileJuan A. Suarez Romero2017-06-121-0/+4
* gallium/radeon: don't allocate HTILE in a separate bufferMarek Olšák2017-06-083-7/+7
* gallium/u_blitter: use 2D_ARRAY for cubemap blits if possibleMarek Olšák2017-06-071-1/+1
* tree-wide: remove trailing backslashEric Engestrom2017-06-071-1/+1
* r600: refactor out some compressed resource state code.Dave Airlie2017-06-061-24/+28
* r600: document some of the missing shader constants.Dave Airlie2017-06-061-0/+4
* r600: add register info for atomic counters.Dave Airlie2017-06-062-0/+51
* r600: add missing RAT registers and operations.Dave Airlie2017-06-063-0/+59
* r600/sb: fix typo in field definitionsDave Airlie2017-06-061-1/+1
* r600: fix incorrect and missing bit field in register headers.Dave Airlie2017-06-051-3/+4
* gallium: Add a cap to check if the driver supports ARB_post_depth_coverageLyude2017-06-021-0/+1
* r600/eg: add support for tracing IBs after a hang.Dave Airlie2017-06-0111-7/+785
* radeon: rename has_uvd info to has_hw_decodeLeo Liu2017-05-251-1/+1
* Android: r600: fix build when LLVM is disabledRob Herring2017-05-191-0/+4
* gallium: add PIPE_CAP_ALLOW_MAPPED_BUFFERS_DURING_EXECUTIONMarek Olšák2017-05-171-0/+1
* r600g: Add defines for per-shader engine settingsGlenn Kennard2017-05-121-0/+6
* r600g: Add instruction encoding defines for MEM_RDGlenn Kennard2017-05-121-0/+30
* r600g: Add scratch ring register definesGlenn Kennard2017-05-122-2/+20
* Android: push driver build details to driver makefilesRob Herring2017-05-111-0/+9
* Android: amd: use exported include dirs instead of explicit includesRob Herring2017-05-111-2/+0
* Android: remove remaining explicit libcxx includesRob Herring2017-05-111-2/+1
* gallium: add PIPE_CAP_CAN_BIND_CONST_BUFFER_AS_VERTEXMarek Olšák2017-05-101-0/+1
* gallium: remove pipe_index_buffer and set_index_bufferMarek Olšák2017-05-102-57/+33
* gallium: separate indirect stuff from pipe_draw_info - 80 -> 56 bytesMarek Olšák2017-05-101-6/+6
* gallium: decrease the size of pipe_vertex_buffer - 24 -> 16 bytesMarek Olšák2017-05-104-10/+10
* gallium: add PIPE_SHADER_CAP_TGSI_SKIP_MERGE_REGISTERSSamuel Pitoiset2017-04-261-0/+1
* r600g: update dirty_level_mask after the 1-st draw after FB changeConstantine Kharlamov2017-04-194-18/+26
* gallium: add PIPE_CAP_TGSI_TES_LAYER_VIEWPORTNicolai Hähnle2017-04-141-0/+1
* Revert "r600g: get rid of dummy pixel shader"Marek Olšák2017-04-123-30/+40
* r600g: get rid of dummy pixel shaderConstantine Kharlamov2017-04-103-40/+30
* r600g: add draw_vbo check for a NULL pixel shaderConstantine Kharlamov2017-04-104-2/+10
* r600g: skip repeating vs, gs, and tes shader bindsConstantine Kharlamov2017-04-101-1/+7
* gallium: add PIPE_CAP_TGSI_BALLOTNicolai Hähnle2017-04-051-0/+1
* gallium: add sparse buffer interface and capabilityNicolai Hähnle2017-04-051-0/+1
* r600g: check rasterizer primitive states like in radeonsiConstantine Kharlamov2017-04-041-8/+13
* r600g: extract a code into a r600_emit_rasterizer_prim_state()Constantine Kharlamov2017-04-043-14/+33
* r600g/radeonsi: use the correct types (taken from pipe_draw_info)Constantine Kharlamov2017-04-041-4/+4
* r600g: remove duplicate memset by using a pointer, and constify argsConstantine Kharlamov2017-04-041-22/+19
* r600g: Add more (un)likely functionsConstantine Kharlamov2017-04-031-6/+4
* r600g: Remove intermediate assignment of pipe_draw_infoConstantine Kharlamov2017-04-031-51/+50
* r600g: Use separate index_bias variableConstantine Kharlamov2017-04-031-3/+5
* gallium: Add a cap to check if the driver supports fill_rectangleLyude2017-03-311-0/+1
* gallium: remove support for predicates from TGSI (v2)Marek Olšák2017-04-012-6/+0
* gallium: add PIPE_CAP_TGSI CLOCKNicolai Hähnle2017-03-311-0/+1
* radeon/uvd: adapt gfx9 surface to uvdLeo Liu2017-03-301-2/+2
* radeonsi/gfx9: fix MIP0_WIDTH & MIP0_HEIGHT for compressed texture blitsMarek Olšák2017-03-302-5/+4
* gallium/radeon: move pre-GFX9 radeon_surf.* members to radeon_surf.u.legacy.*Marek Olšák2017-03-303-86/+86
* amd: normalize register definition formattingMarek Olšák2017-03-301-15/+45
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 01:04:28 +0000