summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/r600/r600d.h
Commit message (Expand)AuthorAgeFilesLines
* r600: add ARB_query_buffer_object supportDave Airlie2018-01-291-0/+1
* r600g: Add defines for per-shader engine settingsGlenn Kennard2017-05-121-0/+6
* r600g: Add scratch ring register definesGlenn Kennard2017-05-121-2/+6
* r600g: fix CP DMA hazard with index buffer fetches (v3)Marek Olšák2016-06-041-0/+5
* gallium/radeon: clean left-shift undefined behaviorNicolai Hähnle2016-05-071-902/+902
* r600g: clean up aniso state translationMarek Olšák2016-04-121-3/+5
* r600g: implement set_active_query_state for pausing occlusion queriesMarek Olšák2016-04-121-0/+1
* r600g: fix typo in r600 register definitionsMarek Olšák2016-04-121-1/+1
* r600: do SQ flush ES ring rolling workaroundDave Airlie2015-12-021-0/+1
* r600: consolidate clip state updatesDave Airlie2015-11-301-1/+1
* r600g: Pass conservative depth parameters to hwGlenn Kennard2015-11-111-0/+8
* Revert "r600g: Pass conservative depth parameters to hw"Dave Airlie2015-11-111-8/+0
* r600g: Pass conservative depth parameters to hwGlenn Kennard2015-11-111-0/+8
* r600: define some values for the fetch constant offsets.Dave Airlie2015-09-121-0/+11
* r600g,radeonsi: remove unused ill-formed register field definitionsMarek Olšák2015-08-261-1/+0
* r600g: Implement GL_ARB_draw_indirect for EG/CMGlenn Kennard2015-02-241-1/+7
* r600g: Implement GL_ARB_sample_shadingGlenn Kennard2014-10-121-0/+3
* r600g: set VGT_ENHANCE=4 on R7xxMarek Olšák2014-09-011-0/+1
* r600g: copy IA_MULTI_VGT_PARAM programming from radeonsi for CaymanMarek Olšák2014-08-191-0/+11
* r600g: use TGSI_PROPERTY to disable viewport and clippingChristoph Bumiller2014-06-021-0/+6
* r600g: fix hang on RV740 by using DX_RASTERIZATION_KILL instead of SX_MISCMarek Olšák2014-04-251-0/+3
* r600g: fix for an MSAA hang on RV770Marek Olšák2014-04-251-0/+3
* r600g: deobfuscate async DMA codeMarek Olšák2014-03-201-0/+1
* r600g: add support for geom shaders to r600/r700 chipsets (v2)Dave Airlie2014-02-051-1/+49
* r600g: add hw register definitions for GS block setupVadim Girlin2014-02-051-0/+1
* r600g: implement pipeline statistics queryMarek Olšák2013-04-161-0/+3
* r600g: emit DB_SRESULTS_COMPARE_STATE0 on r6xx/r7xxAlex Deucher2013-03-191-0/+1
* r600g: flush and invalidate htile cache when appropriateMarek Olšák2013-03-011-0/+1
* r600g: add async for staging buffer upload v2Jerome Glisse2013-01-281-0/+15
* r600g: implement buffer copying using CP DMA for R7xx, Evergreen, CaymanMarek Olšák2013-01-081-0/+34
* r600g: add htile support v16Jerome Glisse2012-12-201-0/+5
* r600g: use SQ_VTX_SEMANTIC_CLEAR to clear the semantic registersMarek Olšák2012-10-311-0/+1
* r600g: put user indices in the command stream for small index countsMarek Olšák2012-10-111-0/+1
* r600g: flush FMASK and CMASK when changing colorbuffers on EvergreenMarek Olšák2012-09-271-0/+1
* r600g: atomize framebuffer stateMarek Olšák2012-09-221-0/+1
* r600g: add support for geometry shader samplers and constant buffersMarek Olšák2012-09-131-0/+2
* r600g: simplify flushingMarek Olšák2012-09-131-0/+12
* r600g: adjust QUANT_MODE for higher precisionVadim Girlin2012-09-041-0/+9
* r600g: implement MSAA for r700Marek Olšák2012-08-301-0/+20
* r600g: implement alpha-to-coverageMarek Olšák2012-08-151-0/+6
* r600g: set DISABLE in CB_COLOR_CONTROL if colormask is 0Marek Olšák2012-07-121-0/+2
* r600g: fix lockups with streamout on r7xxMarek Olšák2012-06-151-0/+1
* r600g: initialize VS_GS_OUT_PRIM_TYPEMarek Olšák2012-03-051-0/+5
* r600g: initialize SX_SURFACE_SYNCMarek Olšák2012-03-051-0/+2
* r600g: rework scissor for r600-r700Marek Olšák2012-03-051-0/+2
* r600g: move all invariant state from draw_vbo into start_csMarek Olšák2012-02-211-1/+0
* r600g: turn init_config into a command buffer for starting a CSMarek Olšák2012-02-211-3/+0
* r600g: rework cache flushingMarek Olšák2012-01-311-0/+1
* r600g: clean up register headersAlex Deucher2012-01-231-1/+0
* r600g: implement clip vertex v2Vadim Girlin2012-01-211-0/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-30 10:38:57 +0000